SLG46200 datasheet(32/69 Pages) DIALOG

部品番号	SLG46200

部品情報	GreenPAK Programmable Mixed Signal Array

Download	69 Pages

Scroll/Zoom	100%

メーカー	DIALOG [Dialog Semiconductor]

ホームページ	http://www.dialog-semiconductor.com/

Logo

32 / 69 page

000-0046200-124

Page 27 of 64

SLG46200

12.0 Analog Comparator (ACMP)

There are two Analog Comparator (ACMP) macro cells in the SLG46200. In order for the ACMP cells to be used in a GreenPAK

design the power up signals (PWR UP) need to be active.

Each of the two ACMP cells have positive and negative input signals that are either created from an internal VREF or provided by

way of the external sources.

The two analog comparators (ACMP0 and ACMP1) must have the same power state (on or off). The Power Up input is set to

high to turn on the analog comparators, and the comparators are turned off when the Power Up input is low. When the analog

comparators are turned off, they both have an output that is logic high. Also note that the ACMP output is unpredictable for 100

μs after power on (except after POR).

12.1 ACMP0 Input Modes

ACMP0’s positive input (IN+) can be enabled from PIN 4 or ADC/PGA out by the ACMP0_PGA_en signal, reg<357>. The negative

input (IN-) of the ACMP0 cell can come from the internal VREF macro cell (which will generate a 50mV to 1.5V signal) or from an

external voltage source that is placed on PIN 8. Selection is made using a 4-bit value from NVM, reg<361:358>.

12.2 ACMP0 Functional Diagram

12.3 ACMP1 Input Modes

ACMP1’s positive input (IN+) comes from PIN 7 with selection gain of 1X or 0.5X (two 50k

Ω resistor divider). The

ACMP1_0.5gain_en signal (reg<345>) is used as a control signal into a mux which has the 1X and 0.5X signals as inputs.

The negative input (IN-) of the ACMP1 cell can come from the internal VREF macro cell (which will generate a 50mV to 1.5V

signal) or from an external voltage source that is placed on PIN 8. Selection is made using a 4-bit value from NVM, reg<366:363>.

Figure 15. ACMP0 Functional Diagram

0.05V

1.5V

ACMP0

reg <361:358>

1

0

PIN 4

reg <369>

reg <357>

IN-

IN+

PWR UP

…

0.1V

PIN 8

0000

1111

0001

1110

…

1.3V

1101

reg <347>

To Connection Matrix input <17>

From Connection Matrix output <5>

reg <346>

From ADC PGA

OUT

同様の部品番号 - SLG46200

メーカー	部品番号	データシート	部品情報
Renesas Technology Corp	SLG46200	1Mb / 70P	GreenPAKTM Programmable Mixed Signal Array August 8, 2014
	SLG46200V	1Mb / 70P	GreenPAKTM Programmable Mixed Signal Array August 8, 2014
	SLG46200VTR	1Mb / 70P	GreenPAKTM Programmable Mixed Signal Array August 8, 2014

More results

同様の説明 - SLG46200

メーカー	部品番号	データシート	部品情報
Renesas Technology Corp	SLG46721	1Mb / 103P	GreenPAK Programmable Mixed Signal Array March 10, 2023
Renesas Technology Corp	SLG46722	1Mb / 88P	GreenPAK Programmable Mixed Signal Array March 10, 2023
Dialog Semiconductor	SLG46400	1Mb / 95P	GreenPAK 2TM Rev.B Programmable Mixed Signal Array
Renesas Technology Corp	SLG46400	1Mb / 96P	GreenPAK 2TM Rev. B Programmable Mixed Signal Array November 15, 2018
Dialog Semiconductor	SLG46169	692Kb / 102P	GreenPAK Programmable Mixed-signal Matrix
Renesas Technology Corp	SLG46170	1Mb / 87P	GreenPAK Programmable Mixed-signal Matrix March 10, 2023
	SLG46536	2Mb / 169P	GreenPAK Programmable Mixed-signal Matrix March 3, 2023
	SLG46620	3Mb / 214P	GreenPAK Programmable Mixed-signal Matrix March 6, 2023
	SLG46855	3Mb / 202P	GreenPAK Programmable Mixed-Signal Matrix 28-Feb-2023
Dialog Semiconductor	SLG46531	2Mb / 170P	GreenPAK Programmable Mixed-signal Matrix