データシートサーチシステム |
|
SLG46534 データシート(PDF) 77 Page - Dialog Semiconductor |
|
SLG46534 データシート(HTML) 77 Page - Dialog Semiconductor |
77 / 172 page SLG46534_DS_107 Page 76 of 171 SLG46534 9.8 CNT/DLY/FSM Timing Diagrams 9.8.1 Delay mode (edge select: both, counter data: 3) CNT/DLY2...CNT/DLY6 9.8.2 Count mode (count data: 3), Counter reset (rising edge detect) CNT/DLY2...CNT/DLY6 Figure 36. Delay Mode Timing Diagram Figure 37. Counter Mode Timing Diagram Delay In RC osc: force power on (always running) Delay Output Asynchronous delay variable Asynchronous delay variable delay = period x (counter data + 1) + variable variable is from 0 to 1 clock period delay = period x (counter data + 1) + variable variable is from 0 to 1 clock period Delay In RC osc: auto power on (powers up from delay in) Delay Output offset offset delay = offset + period x (counter data + 1) See offset in table 3 delay = offset + period x (counter data + 1) See offset in table 3 RESET_IN CLK Counter OUT Count start in 0 clk after reset 4 clk period pulse |
同様の部品番号 - SLG46534 |
|
同様の説明 - SLG46534 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |