データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM1808-70-S データシート(PDF) 3 Page - List of Unclassifed Manufacturers

部品番号 FM1808-70-S
部品情報  256Kb Bytewide FRAM Memory
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ETC [List of Unclassifed Manufacturers]
ホームページ  
Logo ETC - List of Unclassifed Manufacturers

FM1808-70-S データシート(HTML) 3 Page - List of Unclassifed Manufacturers

  FM1808-70-S Datasheet HTML 1Page - List of Unclassifed Manufacturers FM1808-70-S Datasheet HTML 2Page - List of Unclassifed Manufacturers FM1808-70-S Datasheet HTML 3Page - List of Unclassifed Manufacturers FM1808-70-S Datasheet HTML 4Page - List of Unclassifed Manufacturers FM1808-70-S Datasheet HTML 5Page - List of Unclassifed Manufacturers FM1808-70-S Datasheet HTML 6Page - List of Unclassifed Manufacturers FM1808-70-S Datasheet HTML 7Page - List of Unclassifed Manufacturers FM1808-70-S Datasheet HTML 8Page - List of Unclassifed Manufacturers FM1808-70-S Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
Ramtron
FM1808-70
27 July 2000
3/12
Overview
The FM1808 is a bytewide FRAM memory. The
memory array is logically organized as 32,768 x 8 and
is accessed using an industry standard parallel
interface. The FM1808 is inherently nonvolatile via its
unique ferroelectric process. All data written to the
part is immediately nonvolatile with no delay.
Functional operation of the FRAM memory is similar
to
SRAM
type
devices.
The
major
operating
difference between the FM1808 and an SRAM
(beside nonvolatile storage) is that the FM1808
latches the address on the falling edge of /CE.
Memory Architecture
Users access 32,768 memory locations each with 8
data bits through a parallel interface. The complete
address of 15-bits specifies each of the 32,768 bytes
uniquely. Internally, the memory array is organized
into 32 blocks of 8Kb each. The 5 most-significant
address lines decode one of 32 blocks. This block
segmentation has no effect on operation, however the
user may wish to group data into blocks by its
endurance requirements as explained in a later
section.
The access and cycle time are the same for read and
write memory operations. Writes occur immediately at
the end of the access with no delay. Unlike an
EEPROM, it is not necessary to poll the device for a
ready condition since writes occur at bus speed. A
pre-charge operation, where /CE goes inactive, is a
part of every memory cycle. Thus unlike SRAM, the
access and cycle times are not equal.
Note that the FM1808 has no special power-down
demands. It will not block user access and it contains
no power-management circuits other than a simple
internal power-on reset. It is the user’s responsibility
to ensure that VDD is within data sheet tolerances to
prevent incorrect operation.
Memory Operation
The FM1808 is designed to operate in a manner very
similar to other bytewide memory products. For users
familiar with BBSRAM, the performance is comparable
but the bytewide interface operates in a slightly
different manner as described below. For users
familiar with EEPROM, the obvious differences result
from
the
higher
write
performance
of
FRAM
technology including NoDelay writes and much
higher write endurance.
Read Operation
A read operation begins on the falling edge of /CE. At
this time, the address bits are latched and a memory
cycle is initiated. Once started, a full memory cycle
must be completed internally even if /CE goes
inactive. Data becomes available on the bus after the
access time has been satisfied.
After the address has been latched, the address value
may be changed upon satisfying the hold time
parameter. Unlike an SRAM, changing address values
will have no effect on the memory operation after the
address is latched.
The FM1808 will drive the data bus when /OE is
asserted to a low state. If /OE is asserted after the
memory access time has been satisfied, the data bus
will be driven with valid data. If /OE is asserted prior
to completion of the memory access, the data bus will
not be driven until valid data is available. This feature
minimizes supply current in the system by eliminating
transients due to invalid data. When /OE is inactive
the data bus will remain tri-stated.
Write Operation
Writes occur in the FM1808 in the same time interval
as reads. The FM1808 supports both /CE and /WE
controlled write cycles. In all cases, the address is
latched on the falling edge of /CE.
In a /CE controlled write, the /WE signal is asserted
prior to beginning the memory cycle. That is, /WE is
low when /CE falls. In this case, the part begins the
memory cycle as a write. The FM1808 will not drive
the data bus regardless of the state of /OE.
In a /WE controlled write, the memory cycle begins on
the falling edge of /CE. The /WE signal falls after the
falling edge of /CE. Therefore, the memory cycle
begins as a read. The data bus will be driven
according to the state of /OE until /WE falls. The
timing of both /CE and /WE controlled write cycles is
shown in the electrical specifications.
Write access to the array begins asynchronously
after the memory cycle is initiated. The write access
terminates on the rising edge of /WE or /CE,
whichever is first. Data set-up time, as shown in the
electrical specifications, indicates the interval during
which data cannot change prior to the end of the write
access.
Unlike other truly nonvolatile memory technologies,
there is no write delay with FRAM. Since the read and
write access times of the underlying memory are the
same, the user experiences no delay through the bus.


同様の部品番号 - FM1808-70-S

メーカー部品番号データシート部品情報
logo
Ramtron International C...
FM1808B RAMTRON-FM1808B Datasheet
94Kb / 11P
   256Kb Bytewide 5V F-RAM Memory
logo
Cypress Semiconductor
FM1808B CYPRESS-FM1808B Datasheet
336Kb / 12P
   256Kb Bytewide 5V F-RAM Memory
logo
Ramtron International C...
FM1808B-SG RAMTRON-FM1808B-SG Datasheet
94Kb / 11P
   256Kb Bytewide 5V F-RAM Memory
logo
Cypress Semiconductor
FM1808B-SG CYPRESS-FM1808B-SG Datasheet
336Kb / 12P
   256Kb Bytewide 5V F-RAM Memory
More results

同様の説明 - FM1808-70-S

メーカー部品番号データシート部品情報
logo
Ramtron International C...
FM18L08 RAMTRON-FM18L08_07 Datasheet
126Kb / 13P
   256Kb Bytewide FRAM Memory
logo
List of Unclassifed Man...
FM18L08 ETC-FM18L08 Datasheet
80Kb / 11P
   256Kb 2.7-3.6V Bytewide FRAM Memory
logo
Ramtron International C...
FM1608 RAMTRON-FM1608 Datasheet
104Kb / 12P
   64Kb Bytewide FRAM Memory
FM3808 RAMTRON-FM3808_06 Datasheet
230Kb / 27P
   256Kb Bytewide FRAM w/ Real-Time Clock
FM3808 RAMTRON-FM3808 Datasheet
191Kb / 28P
   256Kb Bytewide FRAM w/ Real-Time Clock
FM24C256 RAMTRON-FM24C256_05 Datasheet
98Kb / 12P
   256Kb FRAM Serial Memory
logo
List of Unclassifed Man...
FM24C256 ETC1-FM24C256 Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
FM20L08 ETC1-FM20L08 Datasheet
130Kb / 14P
   1Mbit Bytewide FRAM Memory - Extended Temp
logo
Ramtron International C...
FM20L08 RAMTRON-FM20L08_07 Datasheet
152Kb / 14P
   1Mbit Bytewide FRAM Memory - Industrial Temp.
logo
List of Unclassifed Man...
FM25256 ETC-FM25256 Datasheet
120Kb / 13P
   256Kb FRAM Serial 5V Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com