データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADC-321 データシート(PDF) 3 Page - List of Unclassifed Manufacturers

部品番号 ADC-321
部品情報  8-Bit, 50MHz Video A/D Converter
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ETC [List of Unclassifed Manufacturers]
ホームページ  
Logo ETC - List of Unclassifed Manufacturers

ADC-321 データシート(HTML) 3 Page - List of Unclassifed Manufacturers

  ADC-321 Datasheet HTML 1Page - List of Unclassifed Manufacturers ADC-321 Datasheet HTML 2Page - List of Unclassifed Manufacturers ADC-321 Datasheet HTML 3Page - List of Unclassifed Manufacturers ADC-321 Datasheet HTML 4Page - List of Unclassifed Manufacturers ADC-321 Datasheet HTML 5Page - List of Unclassifed Manufacturers ADC-321 Datasheet HTML 6Page - List of Unclassifed Manufacturers ADC-321 Datasheet HTML 7Page - List of Unclassifed Manufacturers ADC-321 Datasheet HTML 8Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
ADC-321
3
®
®
TECHNICAL NOTES
1. The ADC-321 is a monolithic CMOS device. It should be
handled carefully to prevent static charge pickup.
2. It has separate power supply terminals +AVS (pins 16, 19
and 20) and +DVS (pin 10) for the internal analog and digital
circuits. It is recommended that both +AVS and +DVS be
powered from a single source
Other external digital circuits must be powered with a
separate +DVS. A time lag between the two power supplies
could induce latch up when power is turned on if separate
supplies are used. The operating range of +DVS is from
+3.0V to +5.5V and it allows the use of a common power
supply with 3.3V digital systems. The +3.3V power for +DVS
in this case should be taken or derived from the +AVS supply
to avoid latch up. No power supply terminal should be left
open.
3. The ADC-321 has separate grounds, the analog GND (pins
22 and 23) and digital GND (pins 28 and 31). Separate and
substantial AGND and DGND ground planes are required.
These grounds have to be connected to one earth point
underneath the device. Digital returns should not flow through
analog grounds. Connect all ground lines to the power point.
4. Bypass all power lines to GND with 0.1µF ceramic chip
capacitors as close to the device as possible. This is
very important.
5. Even though the analog input capacitance is a low 15pF, it is
recommended that high frequency input be provided via a
high-speed buffer amplifier. A parasitic oscillation may be
generated when a high-speed amplifier is used. A 33 ohm
resistor inserted between the output of an amplifier and the
analog input of the ADC-321 will improve the situation. Kick
back noise from A/D CLOCK pulses will be observed at the
analog input terminal, but this has no influence on the ADC-
321 performance.
6. Apply +2.5V to VRT (pin 18, reference top) and 0.5V to VRB
(pin 24 reference bottom) to obtain an analog input range of
+0.5V to +2.5V. Conversion accuracy is dependent on stable
reference voltages. Provide reference inputs via amplifiers
that have enough driving power to avoid noise problems.
Keep to the following equations;
0V
≤ VRB ≤ VRT ≤ +2.7V,
| VRT – VRB |
≥ 1.7V
The ADC-321 has a self bias function which allows the
device to work without external references. Connect VRTS
(pin 17, self bias top) to +AVS and VRBS (pin 25, self bias
bottom) to the analog GND to obtain an analog input range of
+0.56 to +2.48V.Typical voltages at VRT (pin 18) and VRB (pin
24) will then be +2.48V and +0.56V respectively. Under an
application where this self bias function is used, the effects of
temperature changes are minimal. Voltage changes of the
+5V supply have direct influence on the performance of the
device. The use of external references is recommended for
applications sensitive to gain error, no ac signals can be
used as references for this device.
7. A voltage up to +AVS + 0.5V can be applied to each digital
input even when +3.3V is powered to +DVS, but the digital
output voltage never exceeds +DVS.
8. Layout A/D CLOCK pulse input (pin 12) as short as possible
for minimum influence on other signals. Use of a 100 ohm
series resistor is recommended to protect the device as
there may be some voltage difference and turn-on-time lag
on the power supplies. Analog inputs signals are sampled at
the falling edge of an A/D CLOCK pulse and digital data
become available at the rising edge of an A/D CLOCK pulse
that is delayed by 2.5 clock cycles. The A/D CLOCK are
positive pulse that have 50% duty cycle. The minimum clock
pulse width is 10 nsec for both high and low levels. Keep it
low level while A/D conversions
are on hold.
9. Digital output is 3-state. To enable 3-state outputs connect
the OUTPUT ENABLE (pin 30) to GND. To disable, connect
it to +DVS. The output is recommended to be latched and
buffered through output registers. The device may be
damaged if a voltage higher than +DVS + 0.5V is given to
digital output pins while at high impedance level.
10. The 50MHz sampling rate is guaranteed. It is not recom-
mended to use this device at sampling rates slower than
500kHz because the droop characteristics of the internal
sample and hold exceed the limit required to maintain the
specified accuracy of the device. Also, burst mode sampling
is not recommended.
11. The ADC-321 has a clamp function. This clamp is enabled
when CLAMP ENABLE (pin 29) is tied to GND and is
disabled when tied to +DVS or left open. Clamp pulse inputs
(pin 15) are effective when this clamp function is enabled and
signals are clamped whole, this clamp pulse is low. The
clamp reference input (pin 26) is set by an external trim. The
CCP terminal (pin 27) integrates the clamp control voltage
across an external capacitor. Refer to Figure 4 for examples
of various ways to use this clamp function.
12. The TEST 1 and 2 (pins 9 and 11) are not used. Always
leave them open.


同様の部品番号 - ADC-321

メーカー部品番号データシート部品情報
logo
Murata Power Solutions ...
ADC-321 MURATA-PS-ADC-321 Datasheet
331Kb / 8P
   8-Bit, 50MHz Video A/D Converter
More results

同様の説明 - ADC-321

メーカー部品番号データシート部品情報
logo
Murata Power Solutions ...
ADC-321 MURATA-PS-ADC-321 Datasheet
331Kb / 8P
   8-Bit, 50MHz Video A/D Converter
logo
Analog Devices
AD9048 AD-AD9048 Datasheet
109Kb / 8P
   Monolithic 8-Bit Video A/D Converter
REV. C
logo
List of Unclassifed Man...
AH8308EC ETC1-AH8308EC Datasheet
209Kb / 3P
   8-Bit RGB video d/a converter
logo
Murata Power Solutions ...
ADC-301 MURATA-PS-ADC-301 Datasheet
1Mb / 4P
   8-Bit Video Flash A/D Converter
logo
List of Unclassifed Man...
AH8308E ETC1-AH8308E Datasheet
674Kb / 8P
   8-bit composite video d/a converter
logo
Analog Devices
AD9048TQ-883B AD-AD9048TQ-883B Datasheet
263Kb / 8P
   Monolithic 8-Bit Video A/D Converter
REV. F
AD9048 AD-AD9048_15 Datasheet
263Kb / 8P
   Monolithic 8-Bit Video A/D Converter
REV. F
logo
Sony Corporation
CXD1175AM SONY-CXD1175AM Datasheet
302Kb / 20P
   8-bit 20MSPS Video A/D Converter (CMOS)
logo
Intersil Corporation
HI1179 INTERSIL-HI1179 Datasheet
117Kb / 14P
   8-Bit, 35 MSPS, Video A/D Converter
August 1997
logo
Fujitsu Component Limit...
MB40578 FUJITSU-MB40578 Datasheet
60Kb / 10P
   1 CHANNEL 8-BIT VIDEO A/D CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com