データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD5384BBC-3 データシート(PDF) 10 Page - Analog Devices

部品番号 AD5384BBC-3
部品情報  32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD5384BBC-3 データシート(HTML) 10 Page - Analog Devices

Back Button AD5384BBC-3 Datasheet HTML 6Page - Analog Devices AD5384BBC-3 Datasheet HTML 7Page - Analog Devices AD5384BBC-3 Datasheet HTML 8Page - Analog Devices AD5384BBC-3 Datasheet HTML 9Page - Analog Devices AD5384BBC-3 Datasheet HTML 10Page - Analog Devices AD5384BBC-3 Datasheet HTML 11Page - Analog Devices AD5384BBC-3 Datasheet HTML 12Page - Analog Devices AD5384BBC-3 Datasheet HTML 13Page - Analog Devices AD5384BBC-3 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 40 page
background image
AD5382
Rev. 0 | Page 10 of 40
I2C SERIAL INTERFACE
Table 7. DVDD = 2.7 V to 5.5 V; AVDD = 4.5 V to 5.5 V or 2.7 V to 3.6 V; AGND = DGND = 0 V; all specifications
TMIN to TMAX, unless otherwise noted
Parameter1, 2
Limit at TMIN, TMAX
Unit
Description
FSCL
400
kHz max
SCL clock frequency
t1
2.5
µs min
SCL cycle time
t2
0.6
µs min
tHIGH, SCL high time
t3
1.3
µs min
tLOW, SCL low time
t4
0.6
µs min
tHD,STA, start/repeated start condition hold time
t5
100
ns min
tSU,DAT, data setup time
t63
0.9
µs max
tHD,DAT, data hold time
0
µs min
tHD,DAT, data hold time
t7
0.6
µs min
tSU,STA, setup time for repeated start
t8
0.6
µs min
tSU,STO, stop condition setup time
t9
1.3
µs min
tBUF, bus free time between a STOP and a START condition
t10
300
ns max
tR, rise time of SCL and SDA when receiving
0
ns min
tR, rise time of SCL and SDA when receiving (CMOS compatible)
t11
300
ns max
tF, fall time of SDA when transmitting
0
ns min
tF, fall time of SDA when receiving (CMOS compatible)
300
ns max
tF, fall time of SCL and SDA when receiving
20 + 0.1Cb 4
ns min
tF, fall time of SCL and SDA when transmitting
Cb
400
pF max
Capacitive load for each bus line
1 Guaranteed by design and characterization, not production tested.
2 See Figure 6.
3 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the VIH min of the SCL signal) in order to bridge the undefined region of
SCL’s falling edge.
4 Cb is the total capacitance, in pF, of one bus line. tR and tF are measured between 0.3 DVDD and 0.7 DVDD.
START
CONDITION
REPEATED
START
CONDITION
STOP
CONDITION
t9
t3
t1
t11
t4
t10
t4
t5
t7
t6
t8
t2
SDA
SCL
Figure 6. I2C Compatible Serial Interface Timing Diagram


同様の部品番号 - AD5384BBC-3

メーカー部品番号データシート部品情報
logo
Analog Devices
AD5384BBC-3 AD-AD5384BBC-3 Datasheet
766Kb / 28P
   32-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage Output DAC
Rev. PrA
AD5384BBC-3 AD-AD5384BBC-3 Datasheet
1Mb / 36P
   40-Channel, 3 V/5 V, Single-Supply, Serial, 14-Bit Voltage Output DAC
REV. A
AD5384BBC-3REEL7 AD-AD5384BBC-3REEL7 Datasheet
1Mb / 36P
   40-Channel, 3 V/5 V, Single-Supply, Serial, 14-Bit Voltage Output DAC
REV. A
More results

同様の説明 - AD5384BBC-3

メーカー部品番号データシート部品情報
logo
Analog Devices
AD5383 AD-AD5383 Datasheet
1Mb / 40P
   32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
REV. 0
AD5384 AD-AD5384 Datasheet
1Mb / 36P
   40-Channel, 3 V/5 V, Single-Supply, Serial, 14-Bit Voltage Output DAC
REV. A
AD5382 AD-AD5382_15 Datasheet
872Kb / 40P
   32-Channel, 3 V/5 V, Single-Supply, 14-Bit denseDAC
REV. D
AD5381 AD-AD5381 Datasheet
1Mb / 36P
   40-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC
REV. A
AD5532 AD-AD5532 Datasheet
244Kb / 16P
   32-Channel, 14-Bit Voltage-Output DAC
REV. 0
AD5383 AD-AD5383_15 Datasheet
726Kb / 40P
   32-Channel, 3 V/5 V, Single-Supply, 12-Bit, denseDAC
REV. D
AD5532 AD-AD5532_15 Datasheet
394Kb / 20P
   32-Channel, 14-Bit Voltage-Output DAC
REV. D
AD5380 AD-AD5380_15 Datasheet
1Mb / 40P
   40-Channel, 3 V/5 V, Single-Supply, 14-Bit, denseDAC
REV. D
AD5391 AD-AD5391_15 Datasheet
900Kb / 44P
   8-/16-Channel, 3 V/5 V, Serial Input, Single-Supply, 12-/14-Bit Voltage Output
Rev. F
AD5392 AD-AD5392_15 Datasheet
900Kb / 44P
   8-/16-Channel, 3 V/5 V, Serial Input, Single-Supply, 12-/14-Bit Voltage Output
Rev. F
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com