データシートサーチシステム |
|
GD25B127D データシート(PDF) 50 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
GD25B127D データシート(HTML) 50 Page - GigaDevice Semiconductor (Beijing) Inc. |
50 / 65 page 3.3V Uniform Sector Dual and Quad Serial Flash GD25B127D 50 8.6. AC CHARACTERISTICS (T= -40℃~85℃, VCC=2.7~3.6V, CL=30pf) Symbol Parameter Min. Typ. Max. Unit. FC Serial Clock Frequency For: Fast Read (0BH), on 2.7V-3.6V power supply 104 MHz fC1 Serial Clock Frequency For: Dual Output (3BH), Quad Output (6BH), Dual I/O (BBH), Quad I/O (EBH), Quad I/O Word Fast Read (E7H), on 2.7V-3.0V power supply 80 MHz fC2 Serial Clock Frequency For: Dual Output (3BH), Quad Output (6BH), Dual I/O (BBH), Quad I/O (EBH), Quad I/O Word Fast Read (E7H), on 3.0V-3.6V power supply 104 MHz fR Serial Clock Frequency For: Read (03H), Read Manufacturer ID/device ID (90H), Read Identification (9FH) 80 MHz tCLH Serial Clock High Time 4.5 ns tCLL Serial Clock Low Time 4.5 ns tCLCH Serial Clock Rise Time (Slew Rate) 0.1 V/ns tCHCL Serial Clock Fall Time (Slew Rate) 0.1 V/ns tSLCH CS# Active Setup Time 5 ns tCHSH CS# Active Hold Time 5 ns tSHCH CS# Not Active Setup Time 5 ns tCHSL CS# Not Active Hold Time 5 ns tSHSL CS# High Time (read/write) 20 ns tSHQZ Output Disable Time 6 ns tCLQX Output Hold Time 1.0 ns tDVCH Data In Setup Time 2 ns tCHDX Data In Hold Time 2 ns tCLQV Clock Low To Output Valid 6.5 ns tDP CS# High To Deep Power-Down Mode 20 μs tRES1 CS# High To Standby Mode Without Electronic Signature Read 30 μs tRES2 CS# High To Standby Mode With Electronic Signature Read 30 μs tSUS CS# High To Next Command After Suspend 20 μs tRS Latency Between Resume And Next Suspend 100 μs tRST CS# High To Next Command After Reset (Except From Erase) 30 μs tRST_E CS# High To Next Command After Reset (From Erase) 12 ms tW Write Status Register Cycle Time 5 30 ms tBP1 Byte Program Time (First Byte) 30 50 μs tBP2 Additional Byte Program Time (After First Byte) 2.5 12 μs tPP Page Programming Time 0.5 2.4 ms tSE Sector Erase Time 50 400 ms tBE1 Block Erase Time (32K Bytes) 0.16 0.8 s tBE2 Block Erase Time (64K Bytes) 0.3 1.2 s tCE Chip Erase Time (GD25B127D) 50 120 s Note: 1. Typical value tested at T = 25℃. 2. Value guaranteed by design and/or characterization, not 100% tested in production. |
同様の部品番号 - GD25B127D |
|
同様の説明 - GD25B127D |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |