 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
ST10F269-T3 データシート(PDF) 6 Page - STMicroelectronics |
|
||||||||||||||||||||||||||||||
ST10F269-T3 データシート(HTML) 6 Page - STMicroelectronics |
|
|
6 / 160 page  ST10F269-T3 6/160 1 - INTRODUCTION The ST10F269-T3 is a derivative of the STMicroelectronics ST10 family of 16-bit single-chip CMOS microcontrollers. It combines high CPU performance (up to 20 million instructions per second) with high peripheral functionality and enhanced I/O-capabilities. It also provides on-chip high-speed single voltage Flash memory, on-chip high-speed RAM, and clock generation via PLL. ST10F269-T3 is processed in 0.35 µm CMOS technology. The MCU core and the logic is supplied with a 5V to 2.7V on chip voltage regulator. The part is supplied with a single 5V supply and I/Os work at 5V. The device is upward compatible with the ST10F168 device, with the following set of differences: – The Multiply/Accumulate unit is available as standard. This MAC unit adds powerful DSP functions to the ST10 architecture, but maintains full compatibility for existing code. – Flash control interface is now based on STMicroelectronics third generation of stand-alone Flash memories, with an embedded Erase/Program Controller. This completely frees up the CPU during programming or erasing the Flash. – Two dedicated pins (DC1 and DC2) on the TPQFP-144 package are used for decoupling the internally generated 2.7V core logic supply. Do not connect these two pins to 5.0V external supply. Instead, these pins should be connected to a decoupling capacitor (ceramic type, value ≥ 330 nF). – The A/D Converter characteristics are different from previous ST10 derivatives ones. Refer to Section 21.3.1 - A/D Converter Characteristics. – The AC and DC parameters are adapted to the 32MHz maximum CPU frequency. The characterization is performed with CL = 50pF max on output pins. Refer to Section 21.3 DC Characteristics. – In order to reduce EMC, the rise/fall time and the sink/source capability of the drivers of the I/O pads are programmable. Refer to Section 12.2 I/ O’s Special Features. – The Real Time Clock functionality is added. – The external interrupt sources can be selected with the EXISEL register. – The reset source is identified by a dedicated status bit in the WDTCON register. Figure 1 : Logic Symbol XTAL1 RSTIN XTAL2 RSTOUT NMI EA READY ALE RD WR/WRL Port 5 16-bit Port 6 8-bit Port 4 8-bit Port 3 15-bit Port 2 16-bit Port 1 16-bit Port 0 16-bit VDD VSS Port 7 8-bit Port 8 8-bit VAREF VAGND RPD DC1 DC2 ST10F269 |
同様の部品番号 - ST10F269-T3 |
|
同様の説明 - ST10F269-T3 |
|
|
リンク URL |
| プライバシーポリシー |
| ALLDATASHEET.JP |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
