データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

X1226S8IZT1 データシート(PDF) 8 Page - Intersil Corporation

部品番号 X1226S8IZT1
部品情報  Real Time Clock/Calendar with EEPROM
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  INTERSIL [Intersil Corporation]
ホームページ  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X1226S8IZT1 データシート(HTML) 8 Page - Intersil Corporation

Back Button X1226S8IZT1 Datasheet HTML 4Page - Intersil Corporation X1226S8IZT1 Datasheet HTML 5Page - Intersil Corporation X1226S8IZT1 Datasheet HTML 6Page - Intersil Corporation X1226S8IZT1 Datasheet HTML 7Page - Intersil Corporation X1226S8IZT1 Datasheet HTML 8Page - Intersil Corporation X1226S8IZT1 Datasheet HTML 9Page - Intersil Corporation X1226S8IZT1 Datasheet HTML 10Page - Intersil Corporation X1226S8IZT1 Datasheet HTML 11Page - Intersil Corporation X1226S8IZT1 Datasheet HTML 12Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 25 page
background image
8
FN8098.2
September 15, 2005
WEL: Write Enable Latch—Volatile
The WEL bit controls the access to the CCR and mem-
ory array during a write operation. This bit is a volatile
latch that powers up in the LOW (disabled) state. While
the WEL bit is LOW, writes to the CCR or any array
address will be ignored (no acknowledge will be issued
after the Data Byte). The WEL bit is set by writing a “1”
to the WEL bit and zeroes to the other bits of the Status
Register. Once set, WEL remains set until either reset
to 0 (by writing a “0” to the WEL bit and zeroes to the
other bits of the Status Register) or until the part powers
up again. Writes to WEL bit do not cause a nonvolatile
write cycle, so the device is ready for the next operation
immediately after the stop condition.
RTCF: Real Time Clock Fail Bit—Volatile
This bit is set to a ‘1’ after a total power failure. This is
a read only bit that is set by hardware (X1226 inter-
nally) when the device powers up after having lost all
power to the device. The bit is set regardless of
whether VCC or VBACK is applied first. The loss of only
one of the supplies does not result in setting the RTCF
bit. The first valid write to the RTC after a complete
power failure (writing one byte is sufficient) resets the
RTCF bit to ‘0’.
Unused Bits:
This device does not use bits 3 or 4 in the SR, but
must have a zero in these bit positions. The Data Byte
output during a SR read will contain zeros in these bit
locations.
CONTROL REGISTERS
The Control Bits and Registers, described under this
section, are nonvolatile.
Block Protect Bits—BP2, BP1, BP0
The Block Protect Bits, BP2, BP1 and BP0, determine
which blocks of the array are write protected. A write to a
protected block of memory is ignored. The block protect
bits will prevent write operations to one of eight segments
of the array. The partitions are described in Table 3.
INTERRUPT CONTROL AND FREQUENCY
OUTPUT REGISTER (INT)
Interrupt Control and Status Bits (IM, AL1E, AL0E)
There are two Interrupt Control bits, Alarm 1 Interrupt
Enable (AL1E) and Alarm 0 Interrupt Enable (AL0E) to
specifically enable or disable the alarm interrupt signal
output (IRQ). The interrupts are enabled when either the
AL1E and AL0E bits are set to ‘1’, respectively.
Table 3. Block Protect Bits
Two volatile bits (AL1 and AL0), associated with the two
alarms respectively, indicate if an alarm has happened.
These bits are set on an alarm condition regardless of
whether the IRQ interrupt is enabled. The AL1 and AL0
bits in the status register are reset by the falling edge of
the eighth clock of a read of the register containing the
bits.
Pulse Interrupt Mode
The pulsed interrrupt mode allows for repetitive or
recurring alarm functionality. Hence an repetitive or
recurring alarm can be set for every nth second, or nth
minute, or nth hour, or nth date, or for the same day of
the week. The pulsed interrupt mode can be consid-
ered a repetitive interrupt mode, with the repetition
rate set by the time setting fo the alarm.
The Pulse Interrupt Mode is enabled when the IM bit is
set.
The Alarm IRQ output will output a single pulse of
short duration (approximately 10-40ms) once the
alarm condition is met. If the interrupt mode bit (IM bit)
is set, then this pulse will be periodic.
Programmable Frequency Output Bits—FO1, FO0
These are two output control bits. They select one of
three divisions of the internal oscillator, that is applied
to the PHZ output pin. Table 4 shows the selection bits
for this output. When using the PHZ output function,
the Alarm IRQ output function is disabled.
Protected
Addresses
X1226
Array Lock
0
0
0
None
None
0
0
1
6000h – 7FFFh
Upper 1/4
0
1
0
4000h – 7FFFh
Upper 1/2
0
1
1
0000h – 7FFFh
Full Array
1
0
0
0000h – 007Fh
First Page
1
0
1
0000h – 00FFh
First 2 pgs
1
1
0
0000h – 01FFh
First 4 pgs
1
1
1
0000h – 03FFh
First 8 Pgs
IM Bit
Interrupt / Alarm Frequency
0
Single Time Event Set By Alarm
1
Repetitive / Recurring Time Event Set By
Alarm
X1226


同様の部品番号 - X1226S8IZT1

メーカー部品番号データシート部品情報
logo
Intersil Corporation
X1226S8IZ INTERSIL-X1226S8IZ Datasheet
372Kb / 25P
   Real Time Clock/Calendar with EEPROM
logo
Renesas Technology Corp
X1226S8IZ RENESAS-X1226S8IZ Datasheet
993Kb / 25P
   4K (512 x 8), 2-Wire??RTC Real Time Clock/Calendar with EEPROM
More results

同様の説明 - X1226S8IZT1

メーカー部品番号データシート部品情報
logo
Intersil Corporation
ISL12027 INTERSIL-ISL12027_10 Datasheet
390Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Xicor Inc.
X1240 XICOR-X1240 Datasheet
74Kb / 19P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12027 INTERSIL-ISL12027 Datasheet
414Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Renesas Technology Corp
ISL12027 RENESAS-ISL12027 Datasheet
1Mb / 29P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12026 INTERSIL-ISL12026 Datasheet
381Kb / 24P
   Real Time Clock/Calendar with EEPROM
ISL12029 INTERSIL-ISL12029 Datasheet
426Kb / 28P
   Real Time Clock/Calendar with EEPROM
logo
Xicor Inc.
X1226 XICOR-X1226 Datasheet
420Kb / 24P
   Real Time Clock/Calendar with EEPROM
logo
Intersil Corporation
ISL12028 INTERSIL-ISL12028 Datasheet
423Kb / 28P
   Real Time Clock/Calendar with EEPROM
X1226 INTERSIL-X1226_06 Datasheet
372Kb / 25P
   Real Time Clock/Calendar with EEPROM
X1243 INTERSIL-X1243 Datasheet
293Kb / 17P
   Real Time Clock/Calendar/Alarm with EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com