データシートサーチシステム |
|
MC100ES6210AC データシート(PDF) 1 Page - Freescale Semiconductor, Inc |
|
MC100ES6210AC データシート(HTML) 1 Page - Freescale Semiconductor, Inc |
1 / 8 page MC100ES6210 Rev 3, 02/2005 Freescale Semiconductor Technical Data © Freescale Semiconductor, Inc., 2005. All rights reserved. Low Voltage 2.5/3.3 V Differential ECL/PECL/HSTL Fanout Buffer The MC100ES6210 is a bipolar monolithic differential clock fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6210 supports various applications that require to distribute precisely aligned differential clock signals. Using SiGe technology and a fully differential architecture, the device offers very low clock skew outputs and superior digital signal characteristics. Target applications for this clock driver is high performance clock distribution in computing, networking and telecommunication systems. Features • Dual 1:5 differential clock distribution • 30 ps maximum device skew • Fully differential architecture from input to all outputs • SiGe technology supports near-zero output skew • Supports DC to 3 GHz operation of clock or data signals • ECL/PECL compatible differential clock outputs • ECL/PECL compatible differential clock inputs • Single 3.3 V, –3.3 V, 2.5 V or –2.5 V supply • Standard 32 lead LQFP package • Industrial temperature range • Pin and function compatible to the MC100EP210 • 32-lead Pb-free Package Available Functional Description The MC100ES6210 is designed for low skew clock distribution systems and supports clock frequencies up to 3 GHz. The device consists of two independent 1:5 clock fanout buffers. The input signal of each fanout buffer is distributed to five identical, differential ECL/PECL outputs. Both CLKA and CLKB inputs can be driven by ECL/PECL compatible signals. If VBB is connected to the CLKA or CLKB input and bypassed to GND by a 10 nF capacitor, the MC100ES6210 can be driven by single-ended ECL/PECL signals utilizing the VBB bias voltage output. In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even if only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts being used on that side should be terminated. The MC100ES6210 can be operated from a single 3.3 V or 2.5 V supply. As most other ECL compatible devices, the MC100ES6210 supports positive (PECL) and negative (ECL) supplies. The is function and pin compatible to the MC100EP210. MC100ES6210 LOW VOLTAGE DUAL 1:5 DIFFERENTIAL PECL/ECL/HSTL CLOCK FANOUT BUFFER FA SUFFIX 32-LEAD LQFP PACKAGE CASE 873A-03 AC SUFFIX 32-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 873A-03 |
同様の部品番号 - MC100ES6210AC |
|
同様の説明 - MC100ES6210AC |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |