データシートサーチシステム |
|
74ABTH16260DL データシート(PDF) 2 Page - NXP Semiconductors |
|
74ABTH16260DL データシート(HTML) 2 Page - NXP Semiconductors |
2 / 12 page Philips Semiconductors Product specification 74ABT16260 74ABTH16260 12-bit to 24-bit multiplexed D-type latches (3-State) 2 1998 Feb 10 853-2048-18945 FEATURES • ESD protection exceeds 2000V per Mil-Std-883C, Method 3015; exceeds 200V using machine model (C = 200pF, R = 0). • Latch-up performance exceeds 500mA per JEDEC Standard JESD-17. • Distributed V CC and GND pin configuration minimizes high-speed switching noise. • Flow-through architecture optimizes PCB layout. • High-drive outputs (–32mA I OH, 64mA IOL). • 74ABTH16260 incorporates bus-hold inputs which eliminate the need for external pull-up resistors. • Package options: – 56-pin plastic Shrink Small-Outline Package (SSOP) – 56-pin plastic Thin Shrink Small-Outline Package (TSSOP) DESCRIPTION The 74ABT16260/74ABTH16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. This device is alto useful in memory-interleaving applications. Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A to B direction. Address and/or data information can be stored using the internal storage latches. The latch enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch enable input is high, the latch is transparent. When the latch enable input goes low, the data present at the inputs is latched and remains latched until the latch enable input is returned high. To ensure the high-impedance state during power-up or power-down, OE should be tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current sinking capability of the driver. The 74ABTH incorporates the bus hold feature. The 74ABT does not include bus hold feature. Both parts are available in 56-pin SSOP and TSSOP. QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS Tamb = 25°C; GND = 0V TYPICAL UNIT tPLH Propagation delay C =50 pF 2.8 ns tPHL nAx to nBx nBx to nAx CL = 50 pF 2.5 ns CIN Input capacitance VI = 0 V or VCC 4 pF COUT Output capacitance VI/O = 0 V or 5.0 V 6 pF ICCZ Total supply current Outputs disabled 100 µA ORDERING INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA DWG NUMBER 56-Pin Plastic SSOP Type III –40 °C to +85°C 74ABT16260 DL BT16260 DL SOT371-1 56-Pin Plastic TSSOP Type II –40 °C to +85°C 74ABT16260 DGG BT16260 DGG SOT364-1 56-Pin Plastic SSOP Type III –40 °C to +85°C 74ABTH16260 DL BH16260 DL SOT371-1 56-Pin Plastic TSSOP Type II –40 °C to +85°C 74ABTH16260 DGG BH16260 DGG SOT364-1 PIN DESCRIPTION PIN NUMBER SYMBOL FUNCTION 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21 An Data inputs/outputs (A) 23, 24, 26, 31, 33, 34, 36, 37, 38, 40, 41, 42 1Bn Data inputs/outputs (B1) 6, 5, 3, 54, 52, 51, 49, 48, 47, 45, 44, 43 2Bn Data inputs/outputs (B2) 1, 29, 56 OEA, OE1B, OE2B Output enable input (active low) 2, 27, 30, 55 LE1B, LE2B, LEA1B, LEA2B Latch enable inputs |
同様の部品番号 - 74ABTH16260DL |
|
同様の説明 - 74ABTH16260DL |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |