4 / 10 page
44
STK12C68-IM
NO.
PARAMETER
UNITS
WRITE CYCLES #1 & #2
WRITE CYCLE #1: W CONTROLLED i
WRITE CYCLE #2: E CONTROLLED i
Note h: Measured
±200mV from steady state output voltage.
Note i: E or W must be
≥VIH during address transitions.
Note j: If W is low when E goes low, the outputs remain in the high impedance state.
12
tAVAV
tAVAV
tWC
Write Cycle Time
25
35
45
ns
13
tWLWH
tWLEH
tWP
Write Pulse Width
20
30
35
ns
14
tELWH
tELEH
tCW
Chip Enable to End of Write
20
30
35
ns
15
tDVWH
tDVEH
tDW
Data Set-up to End of Write
10
18
20
ns
16
tWHDX
tEHDX
tDH
Data Hold After End of Write
0
0
0
ns
17
tAVWH
tAVEH
tAW
Address Set-up to End of Write
20
30
35
ns
18
tAVWL
tAVEL
tAS
Address Set-up to Start of Write
0
0
0
ns
19
tWHAX
tEHAX
tWR
Address Hold After End of Write
0
0
0
ns
20
tWLQZ
h,j
tWZ
Write Enable to Output Disable
10
17
20
ns
21
tWHQX
tOW
Output Active After End of Write
5
5
5
ns
SYMBOLS
STK12C68-25-IM
STK12C68-35-IM
STK12C68-45-IM
PREVIOUS DATA
ADDRESS
E
W
DATA IN
DATA OUT
DATA VALID
HIGH IMPEDANCE
12
tAVAV
14
tELWH
19
tWHAX
17
tAVWH
18
tAVWL
13
tWLWH
15
tDVWH
16
tWHDX
20
tWLQZ
21
tWHQX
ADDRESS
E
W
DATA IN
DATA OUT
HIGH IMPEDANCE
DATA VALID
12
tAVAV
18
tAVEL
14
tELEH
19
tEHAX
17
tAVEH
13
tWLEH
15
tDVEH
16
tEHDX
(VCC = 5.0V ± 10%)d
#1
#2
Alt.
MIN
MAX
MIN
MAX
MIN
MAX