データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74LVC16374ADGG データシート(PDF) 2 Page - NXP Semiconductors

部品番号 74LVC16374ADGG
部品情報  16-bit edge triggered D-type flip-flop with 5 Volt tolerant inputs/outputs 3-State
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  PHILIPS [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74LVC16374ADGG データシート(HTML) 2 Page - NXP Semiconductors

  74LVC16374ADGG Datasheet HTML 1Page - NXP Semiconductors 74LVC16374ADGG Datasheet HTML 2Page - NXP Semiconductors 74LVC16374ADGG Datasheet HTML 3Page - NXP Semiconductors 74LVC16374ADGG Datasheet HTML 4Page - NXP Semiconductors 74LVC16374ADGG Datasheet HTML 5Page - NXP Semiconductors 74LVC16374ADGG Datasheet HTML 6Page - NXP Semiconductors 74LVC16374ADGG Datasheet HTML 7Page - NXP Semiconductors 74LVC16374ADGG Datasheet HTML 8Page - NXP Semiconductors 74LVC16374ADGG Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
Philips Semiconductors
Product specification
74LVC16374A/
74LVCH16374A
16-bit edge triggered D-type flip-flop with 5 Volt
tolerant inputs/outputs (3-State)
2
1998 Mar 17
853-2028 19111
FEATURES
5 volt tolerant inputs/outputs for interfacing with 5V logic
Wide supply voltage range of 1.2 V to 3.6 V
Complies with JEDEC standard no. 8-1A
CMOS low power consumption
MULTIBYTETM flow-through standard pin-out architecture
Low inductance multiple power and ground pins for minimum
noise and ground bounce
Direct interface with TTL levels
All data inputs have bus hold (74LVCH16374A only)
High impedance when V
CC = 0
DESCRIPTION
The 74LVC(H)16374A is a 16-bit edge-triggered flip-flop featuring
separate D-type inputs for each flip-flop and 3-State outputs for bus
oriented applications. The 74LVC16374A consists of 2 sections of
eight positive edge-triggered flip-flops. A clock (CP) input and an
output enable (OE) are provided for each octal. Inputs can be driven
from either 3.3V or 5V devices. In 3-State operation, outputs can
handle 5V. These features allow the use of these devices in a mixed
3.3V/5V environment.
The flip-flops will store the state of their individual D-inputs that meet
the set-up and hold time requirements on the LOW-to-HIGH CP
transition.
When OE is LOW, the contents of the flip-flops are available at the
outputs. When OE is HIGH, the outputs go to the high impedance
OFF-state. Operation of the OE input does not affect the state of the
flip-flops.
The 74LVCH16374A bus hold data inputs eliminates the need for
external pull up resistors to hold unused inputs.
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
1OE
1Q0
1Q1
GND
1Q2
1Q3
VCC
1Q5
GND
1Q6
1Q7
2Q0
2Q1
GND
1Q4
2Q2
2Q3
VCC
2Q4
2Q5
2D5
2D4
VCC
2D3
2D2
GND
2D1
2D0
1D7
1D6
GND
1D5
1D4
VCC
1D3
1D2
GND
1D1
1D0
1CP
21
22
23
24
25
26
27
28
GND
2Q6
2Q7
2OE
2CP
2D7
2D6
GND
SW00074
QUICK REFERENCE DATA
GND = 0V; Tamb = 25°C; tr = tf ≤ 2.5 ns
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
tPHL/tPLH
Propagation delay
Cp to Qn
CL = 50pF
VCC = 3.3V
3.8
ns
fMAX
Maximum clock frequency
150
MHz
CI
Input capacitance
5.0
pF
CPD
Power dissipation capacitance per flip-flop
VCC = 3.3V1
30
pF
NOTES:
1. CPD is used to determine the dynamic power dissipation (PD in mW):
PD = CPD × VCC2 × fi + S (CL × VCC2 × fo) where:
fi = input frequency in MHz; CL = output load capacity in pF;
fo = output frequency in MHz; VCC = supply voltage in V;
S (CL × VCC2 × fo) = sum of outputs.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
OUTSIDE NORTH AMERICA
NORTH AMERICA
DWG NUMBER
48-Pin Plastic SSOP Type III
–40
°C to +85°C
74LVC16374A DL
VC16374A DL
SOT370-1
48-Pin Plastic TSSOP Type II
–40
°C to +85°C
74LVC16374A DGG
VC16374A DGG
SOT362-1
48-Pin Plastic SSOP Type III
–40
°C to +85°C
74LVCH16374A DL
VCH16374A DL
SOT370-1
48-Pin Plastic TSSOP Type II
–40
°C to +85°C
74LVCH16374A DGG
VCH16374A DGG
SOT362-1


同様の部品番号 - 74LVC16374ADGG

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74LVC16374ADGG NXP-74LVC16374ADGG Datasheet
175Kb / 19P
   16-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state
Rev. 07-23 March 2010
logo
Nexperia B.V. All right...
74LVC16374ADGG NEXPERIA-74LVC16374ADGG Datasheet
242Kb / 13P
   16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
Rev. 13 - 27 September 2021
74LVC16374ADGG-Q100 NEXPERIA-74LVC16374ADGG-Q100 Datasheet
230Kb / 14P
   16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
logo
Texas Instruments
74LVC16374ADGGRG4 TI-74LVC16374ADGGRG4 Datasheet
468Kb / 17P
[Old version datasheet]   16 BIT EDGE TRIGGERED D TYPE FLIP FLOP WITH 3 STATE OUTPUTS
74LVC16374ADGGRG4 TI1-74LVC16374ADGGRG4 Datasheet
1Mb / 25P
[Old version datasheet]   16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs
More results

同様の説明 - 74LVC16374ADGG

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74LVC16374A NXP-74LVC16374A Datasheet
175Kb / 19P
   16-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state
Rev. 07-23 March 2010
74LVCH32374A PHILIPS-74LVCH32374A Datasheet
77Kb / 16P
   32-bit edge-triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state
1999 Nov 24
logo
Integrated Device Techn...
IDT74LVC16374A IDT-IDT74LVC16374A Datasheet
78Kb / 6P
   3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O
logo
Renesas Technology Corp
IDT74LVC16374A RENESAS-IDT74LVC16374A Datasheet
262Kb / 7P
   3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O
AUGUST 2015
logo
Nexperia B.V. All right...
74LVC16374A-Q100 NEXPERIA-74LVC16374A-Q100 Datasheet
230Kb / 14P
   16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
logo
NXP Semiconductors
74LVC821A PHILIPS-74LVC821A Datasheet
102Kb / 12P
   10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State
1998 Sep 25
74LVC823A PHILIPS-74LVC823A Datasheet
106Kb / 12P
   9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State
1998 Sep 24
logo
Nexperia B.V. All right...
74LVC16374A NEXPERIA-74LVC16374A Datasheet
242Kb / 13P
   16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
Rev. 13 - 27 September 2021
logo
Texas Instruments
SN74ALVCH162374 TI-SN74ALVCH162374_04 Datasheet
318Kb / 13P
[Old version datasheet]   16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC16374 TI-SN74LVC16374 Datasheet
97Kb / 6P
[Old version datasheet]   16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com