データシートサーチシステム |
|
P89LPC9408 データシート(PDF) 2 Page - NXP Semiconductors |
|
P89LPC9408 データシート(HTML) 2 Page - NXP Semiconductors |
2 / 69 page P89LPC9408_1 © Koninklijke Philips Electronics N.V. 2005. All rights reserved. Product data sheet Rev. 01 — 16 December 2005 2 of 69 Philips Semiconductors P89LPC9408 8-bit two-clock 80C51 core with 32 segment × 4 LCD driver, 10-bit ADC s A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns for all instructions except multiply and divide when executing at 18 MHz. This is six times the performance of the standard 80C51 running at the same clock frequency. A lower clock frequency for the same performance results in power savings and reduced EMI. s Serial flash In-System Programming (ISP) allows coding while the device is mounted in the end application. s In-Application Programming (IAP) of the flash code memory. This allows changing the code in a running application. s Watchdog timer with separate on-chip oscillator, requiring no external components. The watchdog prescaler is selectable from eight values. s Low voltage detect (brownout) allows a graceful system shutdown when power fails. May optionally be configured as an interrupt. s Idle and two different power-down reduced power modes. Improved wake-up from Power-down mode (a LOW interrupt input starts execution). Typical power-down current is 9 µA typical (total power-down with voltage comparators disabled). s Active-LOW reset. On-chip power-on reset allows operation without external reset components. A reset counter and reset glitch suppression circuitry prevent spurious and incomplete resets. A software reset function is also available. s Configurable on-chip oscillator with frequency range options selected by user programmed flash configuration bits. Oscillator options support frequencies from 20 kHz to the maximum operating frequency of 18 MHz. s Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function. s Programmable port output configuration options: quasi-bidirectional, open drain, push-pull, input-only. s Port ‘input pattern match’ detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern. s LED drive capability (20 mA) on all port pins. A maximum limit is specified for the entire chip. s Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times. s Only power and ground connections are required to operate the P89LPC9408 when internal reset option is selected. s Four interrupt priority levels. s Eight keypad interrupt inputs, plus two additional external interrupt inputs. s Schmitt trigger port inputs. s Second data pointer. |
同様の部品番号 - P89LPC9408 |
|
同様の説明 - P89LPC9408 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |