データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9510 データシート(PDF) 49 Page - Analog Devices

部品番号 AD9510
部品情報  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9510 データシート(HTML) 49 Page - Analog Devices

Back Button AD9510 Datasheet HTML 45Page - Analog Devices AD9510 Datasheet HTML 46Page - Analog Devices AD9510 Datasheet HTML 47Page - Analog Devices AD9510 Datasheet HTML 48Page - Analog Devices AD9510 Datasheet HTML 49Page - Analog Devices AD9510 Datasheet HTML 50Page - Analog Devices AD9510 Datasheet HTML 51Page - Analog Devices AD9510 Datasheet HTML 52Page - Analog Devices AD9510 Datasheet HTML 53Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 60 page
background image
AD9510
Rev. A | Page 49 of 60
REGISTER MAP DESCRIPTION
Table 24 lists the AD9510 control registers by hexadecimal address. A specific bit or range of bits within a register is indicated by angle
brackets. For example, <3> refers to Bit 3, while <5:2> refers to the range of bits from Bit 5 through Bit 2. Table 24 describes the
functionality of the control registers on a bit-by-bit basis. For a more concise (but less descriptive) table, see Table 23.
Table 24. AD9510 Register Descriptions
Reg.
Addr.
(Hex) Bit(s) Name
Description
Serial Control Port
Configuration
Any changes to this register takes effect immediately. Register 5Ah<0> Update Registers does not
have to be written.
00
<3:0>
Not Used.
00
<4>
Long Instruction
When this bit is set (1), the instruction phase is 16 bits. When clear (0), the instruction phase is 8 bits.
The default, and only, mode for this part is long instruction (Default = 1b).
00
<5>
Soft Reset
When this bit is set (1), the chip executes a soft reset, restoring default values to the internal registers,
except for this register, 00h. This bit is not self-clearing. A clear (0) has to be written to it in order
to clear it.
00
<6>
LSB First
When this bit is set (1), the input and output data is oriented as LSB first. Additionally, register addressing
increments. If this bit is clear (0), data is oriented as MSB first and register addressing decrements.
(Default = 0b, MSB first.)
00
<7>
SDO Inactive
(Bidirectional
Mode)
When set (1), the SDO pin is tri-state and all read data goes to the SDIO pin. When clear (0), the SDO is
active (unidirectional mode). (Default = 0b.)
Not Used
01
<7:0>
Not Used
02
<7:0>
Not Used
03
<7:0>
Not Used
PLL Settings
04
<5:0> A Counter
6-Bit A Counter <5:0>
04
<7:6>
Not Used
05
<4:0> B Counter MSBs
13-Bit B Counter (MSB) <12:8>
05
<7:5>
Not Used
06
<7:0> B Counter LSBs
13-Bit B Counter (LSB) <7:0>
07
<1:0>
Not Used
07
<2>
LOR Enable
1 = Enables the Loss-of-Reference (LOR) Function; (Default = 0b)
07
<4:3>
Not Used
07
<6:5> LOR Initial Lock
Detect Delay
LOR Initial Lock Detect Delay. Once a lock detect is indicated, this is the number of phase frequency
detector (PFD) cycles that occur prior to turning on the LOR monitor.
<6>
<5>
LOR Initial Lock Detect Delay
0
0
3 PFD Cycles (Default)
0
1
6 PFD Cycles
1
0
12 PFD Cycles
1
1
24 PFD Cycles
07
<7>
Not Used
08
<1:0> Charge Pump
Mode
<1>
<0>
Charge Pump Mode
0
0
Tri-Stated (Default)
0
1
Pump-Up
1
0
Pump-Down
1
1
Normal Operation


同様の部品番号 - AD9510

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9510 AD-AD9510 Datasheet
1Mb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
AD9510 AD-AD9510_15 Datasheet
886Kb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
REV. B
AD9510 AD-AD9510_16 Datasheet
1Mb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
More results

同様の説明 - AD9510

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9510 AD-AD9510_16 Datasheet
1Mb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
AD9510 AD-AD9510_15 Datasheet
886Kb / 56P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
REV. B
AD9511 AD-AD9511_15 Datasheet
1Mb / 60P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
REV. A
AD9511 AD-AD9511 Datasheet
1Mb / 60P
   1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs
REV. A
AD9512BCPZ AD-AD9512BCPZ Datasheet
967Kb / 48P
   1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs
REV. A
AD9514 AD-AD9514 Datasheet
633Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
REV. 0
AD9515 AD-AD9515 Datasheet
656Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
REV. 0
AD9514 AD-AD9514_15 Datasheet
634Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
REV. 0
AD9515 AD-AD9515_V01 Datasheet
407Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
Rev. B
AD9515 AD-AD9515_15 Datasheet
469Kb / 28P
   1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com