データシートサーチシステム
Selected language   Japanese  ▼
品番検索
         詳細検索


AD9923A データシート(Datasheet) 6 Page - Analog Devices

部品番号. AD9923A
部品情報  CCD Signal Processor with V-Driver and Precision Timing™ Generator
ダウンロード  88 Pages
Scroll/Zoom Zoom In 100% Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo 

 6 page
background image
AD9923A
Rev. 0 | Page 6 of 88
Parameter
Conditions/Comments
Min
Typ
Max
Unit
BLACK LEVEL CLAMP
Measured at ADC output
Clamp Level Resolution
1024
Steps
Minimum Clamp Level (Code 0)
0
LSB
Maximum Clamp Level (Code 1023)
255
LSB
ANALOG-TO-DIGITAL CONVERTER (ADC)
Resolution
12
Bits
Differential Nonlinearity (DNL)
−1.0
±0.5
+1.0
LSB
No Missing Codes
Guaranteed
Full-Scale Input Voltage
2.0
V
VOLTAGE REFERENCE
Reference Top Voltage (REFT)
2.0
V
Reference Bottom Voltage (REFB)
1.0
V
SYSTEM PERFORMANCE
Includes entire signal chain
Gain Accuracy
Low Gain (VGA Code 15)
Default CDS gain (0 dB)
6.0
6.5
7.0
dB
Maximum Gain (VGA Code 1023)
42.0
42.5
43.0
dB
Peak Nonlinearity, 500 mV Input Signal
12 dB gain applied
0.1
%
Total Output Noise
AC-grounded input, 6 dB gain applied
1.0
LSB rms
Power Supply Rejection (PSR)
Measured with step change on supply
50
dB
1 Input signal characteristics are defined as shown in Figure 3.
200mV MAX
OPTICAL BLACK PIXEL
500mV TYP
RESET TRANSIENT
1V MAX
INPUT SIGNAL RANGE
(0dB CDS GAIN)
Figure 3. Signal Characteristics
TIMING SPECIFICATIONS
CL = 20 pF, AVDD = DVDD = DRVDD = 3.0 V, fCLI = 36 MHz, unless otherwise noted.
Table 6.
Parameter
Conditions/Comments
Symbol
Min
Typ
Max
Unit
MASTER CLOCK, CLI
CLI Clock Period
tCONV
27.8
ns
CLI High/Low Pulse Width
11.2
13.9
16.6
ns
Delay from CLI Rising Edge to Internal Pixel Position 0
tCLIDLY
6
ns
AFE CLPOB Pulse Width1, 2
2
20
Pixels
Allowable Region for HD Falling Edge to CLI Rising Edge
Only valid in slave mode
tHDCLI
4
tCONV − 2
ns
SHP Inhibit Region
Only valid in slave mode
tSHPINH
30
39
Edge location
AFE SAMPLE LOCATION1
SHP Sample Edge to SHD Sample Edge
tS1
11.6
13.9
ns
DATA OUTPUTS
Output Delay from DCLK Rising Edge1
tOD
8
ns
Inhibited Area for DOUTPHASE Edge Location
SHD
SHD + 11
Edge location
Pipeline Delay from SHP/SHD Sampling to Data Output
16
Cycles
SERIAL INTERFACE
Maximum SCK Frequency
fSCLK
36
MHz
SL to SCK Setup Time
tLS
10
ns
SCK to SL Hold Time
tLH
10
ns
SDATA Valid to SCK Rising Edge Setup
tDS
10
ns
SCK Falling Edge to SDATA Valid Hold
tDH
10
ns
SCK Falling Edge to SDATA Valid Read
tDV
10
ns
1 Parameter is programmable.
2 Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.




Html ページ

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88 


Datasheet Download



関連電子部品番号

部品番号コンポーネントの説明Html Viewメーカー
AD999212-Bit CCD Signal Processor with Precision Timing Generator 1 2 3 4 5 MoreAnalog Devices
FXL2TD245Low Voltage Dual Supply 2-Bit Signal Translator with Configurable Voltage Supplies and Signal Levels 3-STATE Outputs and Independent 1 2 3 4 5 MoreFairchild Semiconductor
EMD4DXV6T1Dual Bias Resistor Transistors NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network 1 2 3 4 5 ON Semiconductor
PCA969840-bit Fm+ I2C-bus advanced I/O port with RESET OE and INT 1 2 3 4 5 MoreNXP Semiconductors
TMS320C6454Fixed-Point Digital Signal Processor 1 2 3 4 5 MoreTexas Instruments
SN74SSTE3288228-Bit to 56-Bit Registered Buffer With Address Parity Test and One Pair to Four Pair Differential Clock PLL Driver 1 2 3 4 5 MoreTexas Instruments
MC74HC4316AQuad Analog Switch/Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies 1 2 3 4 5 MoreON Semiconductor
AD1545212-Bit 65 MSPS Quad A/D Converter with Integrated Signal Conditioning 1 2 3 4 5 MoreAnalog Devices

リンク URL

ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ]  

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   ブックマーク   |   リンク交換   |   メーカーリスト
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl