データシートサーチシステム
Selected language   Japanese  ▼
品番検索
         詳細検索


AD9927 データシート(Datasheet) 66 Page - Analog Devices

部品番号. AD9927
部品情報  14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
ダウンロード  100 Pages
Scroll/Zoom Zoom In 100% Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo 

 66 page
background image
AD9927
Rev. 0 | Page 66 of 100
MANUAL SHUTTER OPERATION USING
ENHANCED SYNC MODES
The AD9927 also supports an external signal to control exposure,
using the SYNC input. Generally, the SYNC input is used as an
asynchronous reset signal during master mode operation. When
the enhanced SYNC mode is enabled, the SYNC input provides
additional control of the exposure operation.
Normal SYNC Mode (Mode 1)
By default, the SYNC input is used in master mode for
synchronizing the internal counters of the AD9927 with
external timing. The SYNC During Master Mode Operation
section describes how horizontal, vertical, and field designator
signals are reset by the rising edge of the SYNC pulse. Figure 79
also shows how this mode operates, highlighting the behavior of
the mode field designator.
Enhanced SYNC Modes (Modes 2 and 3)
The enhanced SYNC modes can be used to accommodate
unique synchronization requirements during exposure
operations. In SYNC Mode 2, the V and VSG outputs are
suspended and the VD output is masked. The V-outputs are
held at the dc value established by the Sequence 0 start polarities.
There is no SCP operation, but the H-counter is still enabled.
Finally, the AFE sampling clocks, HD, H/RG, CLPOB, HBLK,
are operational and use Sequence 0 behavior. See Figure 80 for
more details.
To enable the enhanced SYNC modes, set the register
ENH_SYNC_EN (Address 0x13 Bit [3]) to 1.
Mode 3 uses all of these features, but the V-outputs are continuous
through the SYNC pulse interval. VD control pulses are masked
during the SYNC interval, and the HD pulse can also be masked,
if required (see Figure 81).
It is important to note that in both of these enhanced modes,
the SYNC pulse resets the counters at both the falling edge and
the rising edge of the SYNC pulse.
Register Update and Field Designator
When using special SYNC Mode 2 or 3, the VD-updated
registers, such as PRIMARY_ACTION, are not updated during
the SYNC interval, and the SCP0 function is ignored and held
at 0 (see Figure 82).
When using either SYNC Mode 2 or 3, both the rising and falling
edges increment the internal field designator; therefore, the new
register data takes effect and VTP information is updated to new
SEQ0 data. However, this does not occur if the MODE register is
to create an output of one field. In that case, the region, sequence,
and group information does not change (see Figure 83).
Shutter Operation in SLR Mode
Referring to Figure 84,
1.
To turn on VSUB, write to the appropriate GP registers to
trigger VSUB and start the manual exposure
[PRIMARY_ACTION = 5]. This change takes effect after
the next VD, and SUBCK is suppressed during the
exposure and readout phases.
2.
To turn on MSHUT during the interval between the next
VD and SYNC, write to the appropriate GP register. When
MSHUT is in the on position, it has line and pixel control.
This change takes effect on the SYNC falling edge since
there is an internal VD.
3.
If the MODE register is programmed to cycle through
multiple fields (5, 7, 3, 5, 7, 3, …, in this example), the internal
field designator increments. If the MODE register is not
required to increment, set up the MODE register such that it
outputs only one field. This prevents the MODE counter
from incrementing during the SYNC interval.
4.
Write to the manual readout trigger to begin the manual
readout [PRIMARY_ACTION = 6]. Write to the
appropriate GP registers to trigger MSHUT to toggle low at
the end of the exposure. This change takes effect on the
SYNC rising edge during readout. Since VD register
update is disabled, the trigger takes effect on the SYNC
rising edge. The MSHUT falling edge is aligned to the
SYNC rising edge. Because the MSHUT falling edge is
aligned with VD, it may be necessary to insert a dummy
VD to delay the readout.
Note that since the internal exposure counter (PRIMARY
counter) is not used during manual SYNC mode operation and
the VD register update is disabled, control is lost on the fine
placement of the GP signals for VSUB, MSHUT, and STROBE
edges while SYNC is low.
New Serial Registers
SYNC Modes 2 and 3 are controlled using the registers listed
in Table 44.
Table 44. Registers for Enhanced SYNC Modes
Register
Length
Description
ENH_SYNC_EN
1b
HI active to enable
(default LO)
SYNC_MASK_V
1b
HI active to enable masking
(default LO)
SYNC_MASK_VD
1b
HI active to enable masking
(default HI)
SYNC_MASK_HD
1b
HI active to enable masking
(default HI)
Note that registers for enhanced SYNC modes are located at
Address 0x13 Bits [6:3].




Html ページ

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100 


Datasheet Download



関連電子部品番号

部品番号コンポーネントの説明Html Viewメーカー
AD9923ACCD Signal Processor with V-Driver and Precision Timing™ Generator 1 2 3 4 5 MoreAnalog Devices
AD999212-Bit CCD Signal Processor with Precision Timing Generator 1 2 3 4 5 MoreAnalog Devices
FXL2TD245Low Voltage Dual Supply 2-Bit Signal Translator with Configurable Voltage Supplies and Signal Levels 3-STATE Outputs and Independent 1 2 3 4 5 MoreFairchild Semiconductor
ADE7768Energy Metering IC with Integrated Oscillator and Positive Power Accumulation 1 2 3 4 5 MoreAnalog Devices
NB4L858M2.5V/3.3V 3 GHz Dual Differential Clock/Data 2x2 Crosspoint Switch with CML Output and Internal Termination 1 2 3 4 5 MoreON Semiconductor
AD1970Digital BTSC Encoder with Integrated ADC and DAC 1 2 3 4 5 MoreAnalog Devices
NTLJF3117PPower MOSFET and Schottky Diode −20 V −4.1 A P−Channel with 2.0 A Schottky Barrier Diode 2x2 mm uCool Package 1 2 3 4 5 MoreON Semiconductor
NB3N30013.3 V 106.25 MHz/ 212.5 MHz PureEdge Clock Generator with LVPECL Differential Output 1 2 3 4 5 MoreON Semiconductor
NX25F011B1M-BIT 2M-BIT AND 4M-BIT SERIAL FLASH MEMORIES WITH 4-PIN SPI INTERFACE 1 2 3 4 5 MoreList of Unclassifed Manufacturers

リンク URL

ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ]  

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   ブックマーク   |   リンク交換   |   メーカーリスト
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl