データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MC100EP809FAR2 データシート(PDF) 5 Page - ON Semiconductor

部品番号 MC100EP809FAR2
部品情報  3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC100EP809FAR2 データシート(HTML) 5 Page - ON Semiconductor

  MC100EP809FAR2 Datasheet HTML 1Page - ON Semiconductor MC100EP809FAR2 Datasheet HTML 2Page - ON Semiconductor MC100EP809FAR2 Datasheet HTML 3Page - ON Semiconductor MC100EP809FAR2 Datasheet HTML 4Page - ON Semiconductor MC100EP809FAR2 Datasheet HTML 5Page - ON Semiconductor MC100EP809FAR2 Datasheet HTML 6Page - ON Semiconductor MC100EP809FAR2 Datasheet HTML 7Page - ON Semiconductor MC100EP809FAR2 Datasheet HTML 8Page - ON Semiconductor MC100EP809FAR2 Datasheet HTML 9Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 5 / 9 page
background image
MC100EP809
http://onsemi.com
5
Table 7. LVTTL/LVCMOS DC CHARACTERISTICS VCCI = 3.0 V to 3.6 V; VCCO = 1.6 V to 2.0 V, GND = 0 V
Symbol
Characteristic
0°C
25°C
85°C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
VOH
Output HIGH Voltage (Note 3)
1.0
1.2
1.0
1.2
1.0
1.2
V
VOL
Output LOW Voltage (Note 3)
0.1
0.4
0.1
0.4
0.1
0.4
V
VIH
Input HIGH Voltage (Figure 5)
VX +
0.1
1.6
VX +
0.1
1.6
VX +
0.1
1.6
V
VIL
Input LOW Voltage (Figure 5)
−0.3
VX
0.1
−0.3
VX
0.1
−0.3
VX
0.1
V
VX
HSTL Input Crossover Voltage
0.68
0.9
0.68
0.9
0.68
0.9
V
IIH
Input HIGH Current
−150
150
−150
150
−150
150
mA
IIL
Input LOW Current
−300
300
−300
300
−300
300
mA
VIHCMR
Input HIGH Voltage Common Mode Range
(Differential Configuration) (Note 4)
HSTL_CLK/HSTL_CLK
0.6
VCCI
− 1.2
0.6
VCCI
− 1.2
0.6
VCCI
− 1.2
V
V
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
3. All outputs loaded with 50 W to GND (Figure 6).
4. VIHCMR max varies 1:1 with VCCI. The VIHCMR range is referenced to the most positive side of the differential input signal.
Table 8. AC CHARACTERISTICS VCCI = 3.0 V to 3.6 V; VCCO = 1.6 V to 2.0 V, GND = 0 V (Note 5)
Symbol
Characteristic
0°C
25°C
85°C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
VOpp
Differential Output Voltage fout < 100 MHz
(Figure 3)
fout < 500 MHz
fout < 750 MHz
600
600
450
850
750
575
600
600
450
850
750
575
600
600
450
850
750
575
mV
mV
tPLH
tPHL
Propagation Delay (Differential Configura-
tion)
LVPECL_CLK to Q
HSTL_CLK to Q
680
690
800
830
930
990
700
700
820
850
950
1000
780
790
920
950
1070
1110
ps
ps
tskew
Within−Device Skew (Note 6)
Device−to−Device Skew (Note 7)
15
100
50
200
15
100
50
200
15
100
50
200
ps
ps
tJITTER
Random Clock Jitter (Figure 3) (RMS)
1.4
3.0
1.4
3.0
1.4
3.0
ps
VPP
Input Swing (Differential Configuration)
(Note 8) (Figure 4)
LVPECL
HSTL
200
200
200
200
200
200
mV
mV
tS
OE Set Up Time (Note 9)
0.5
0.5
0.5
ns
tH
OE Hold Time
0.5
0.5
0.5
ns
tr/tf
Output Rise/Fall Time
(20% − 80%)
350
600
350
450
600
350
600
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
5. Measured with 750 mV (LVPECL) source or 1 V (HSTL) source, 50% duty cycle clock source. All outputs loaded with 50 W to GND (Figure 6).
6. Skew is measured between outputs under identical transitions and conditions on any one device.
7. Device−to−Device skew for identical transitions and conditions.
8. VPP is the Differential Input Voltage swing required to maintain AC characteristics listed herein.
9. OE Set Up Time is defined with respect to the rising edge of the clock. OE High−to−Low transition ensures outputs remain disabled during
the next clock cycle. OE Low−to−High transition enables normal operation of the next input clock (Figure 8).


同様の部品番号 - MC100EP809FAR2

メーカー部品番号データシート部品情報
logo
ON Semiconductor
MC100EP809FAR2 ONSEMI-MC100EP809FAR2 Datasheet
75Kb / 8P
   3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable
August, 2002 ??Rev. 5
MC100EP809FAR2G ONSEMI-MC100EP809FAR2G Datasheet
112Kb / 10P
   Differentia HSTL/PECL/LVDS to HSTL Clock Driver
April, 2015 ??Rev. 10
More results

同様の説明 - MC100EP809FAR2

メーカー部品番号データシート部品情報
logo
ON Semiconductor
MC100EP809 ONSEMI-MC100EP809 Datasheet
75Kb / 8P
   3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable
August, 2002 ??Rev. 5
NB100EP223 ONSEMI-NB100EP223 Datasheet
162Kb / 10P
   3.3V1:22 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Output Enable
November, 2006 ??Rev. 7
logo
Motorola, Inc
MPC911 MOTOROLA-MPC911 Datasheet
74Kb / 4P
   LOW-VOLTAGE 1:9 DIFFERENTIAL ECL/HSTL TO HSTL CLOCK DRIVER
logo
ON Semiconductor
NB100LVEP221 ONSEMI-NB100LVEP221 Datasheet
94Kb / 10P
   2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
January, 2003 - Rev. 4
MC100EP14 ONSEMI-MC100EP14_14 Datasheet
91Kb / 8P
   3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
April, 2014 ??Rev. 7
MC100LVEP14 ONSEMI-MC100LVEP14_06 Datasheet
137Kb / 9P
   2.5V / 3.3V 1:5 Differential ECL/PECL/HSTL Clock Driver
November, 2006 ??Rev. 11
MC100EP14 ONSEMI-MC100EP14 Datasheet
66Kb / 8P
   3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
June, 2004 ??Rev. 3
NB100LVEP221 ONSEMI-NB100LVEP221_15 Datasheet
134Kb / 12P
   Differential HSTL/ECL/PECL Clock Driver
April, 2015 ??Rev. 10
MC100EP809 ONSEMI-MC100EP809_15 Datasheet
112Kb / 10P
   Differentia HSTL/PECL/LVDS to HSTL Clock Driver
April, 2015 ??Rev. 10
NB100LVEP221 ONSEMI-NB100LVEP221_06 Datasheet
165Kb / 11P
   2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
November, 2006 ??Rev. 7
More results


Html Pages

1 2 3 4 5 6 7 8 9


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com