データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ATTINY2313-20MU データシート(PDF) 101 Page - ATMEL Corporation

部品番号 ATTINY2313-20MU
部品情報  8-bit Microcontroller with 2K Bytes In-System Programmable Flash
Download  231 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ATMEL [ATMEL Corporation]
ホームページ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATTINY2313-20MU データシート(HTML) 101 Page - ATMEL Corporation

Back Button ATTINY2313-20MU Datasheet HTML 97Page - ATMEL Corporation ATTINY2313-20MU Datasheet HTML 98Page - ATMEL Corporation ATTINY2313-20MU Datasheet HTML 99Page - ATMEL Corporation ATTINY2313-20MU Datasheet HTML 100Page - ATMEL Corporation ATTINY2313-20MU Datasheet HTML 101Page - ATMEL Corporation ATTINY2313-20MU Datasheet HTML 102Page - ATMEL Corporation ATTINY2313-20MU Datasheet HTML 103Page - ATMEL Corporation ATTINY2313-20MU Datasheet HTML 104Page - ATMEL Corporation ATTINY2313-20MU Datasheet HTML 105Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 231 page
background image
101
ATtiny2313/V
2543I–AVR–04/06
When changing the TOP value the program must ensure that the new TOP value is
higher or equal to the value of all of the Compare Registers. If the TOP value is lower
than any of the Compare Registers, a compare match will never occur between the
TCNT1 and the OCR1x. Note that when using fixed TOP values the unused bits are
masked to zero when any of the OCR1x Registers are written.
The procedure for updating ICR1 differs from updating OCR1A when used for defining
the TOP value. The ICR1 Register is not double buffered. This means that if ICR1 is
changed to a low value when the counter is running with none or a low prescaler value,
there is a risk that the new ICR1 value written is lower than the current value of TCNT1.
The result will then be that the counter will miss the compare match at the TOP value.
The counter will then have to count to the MAX value (0xFFFF) and wrap around start-
ing at 0x0000 before the compare match can occur. The OCR1A Register however, is
double buffered. This feature allows the OCR1A I/O location to be written anytime.
When the OCR1A I/O location is written the value written will be put into the OCR1A
Buffer Register. The OCR1A Compare Register will then be updated with the value in
the Buffer Register at the next timer clock cycle the TCNT1 matches TOP. The update is
done at the same timer clock cycle as the TCNT1 is cleared and the TOV1 flag is set.
Using the ICR1 Register for defining TOP works well when using fixed TOP values. By
using ICR1, the OCR1A Register is free to be used for generating a PWM output on
OC1A. However, if the base PWM frequency is actively changed (by changing the TOP
value), using the OCR1A as TOP is clearly a better choice due to its double buffer
feature.
In fast PWM mode, the compare units allow generation of PWM waveforms on the
OC1x pins. Setting the COM1x1:0 bits to two will produce a non-inverted PWM and an
inverted PWM output can be generated by setting the COM1x1:0 to three (see Table 43
on page 108). The actual OC1x value will only be visible on the port pin if the data direc-
tion for the port pin is set as output (DDR_OC1x). The PWM waveform is generated by
setting (or clearing) the OC1x Register at the compare match between OCR1x and
TCNT1, and clearing (or setting) the OC1x Register at the timer clock cycle the counter
is cleared (changes from TOP to BOTTOM).
The PWM frequency for the output can be calculated by the following equation:
The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).
The extreme values for the OCR1x Register represents special cases when generating
a PWM waveform output in the fast PWM mode. If the OCR1x is set equal to BOTTOM
(0x0000) the output will be a narrow spike for each TOP+1 timer clock cycle. Setting the
OCR1x equal to TOP will result in a constant high or low output (depending on the polar-
ity of the output set by the COM1x1:0 bits.)
A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved
by setting OCF1A to toggle its logical level on each compare match (COM1A1:0 = 1).
The waveform generated will have a maximum frequency of f
OC1A = fclk_I/O/2 when
OCR1A is set to zero (0x0000). This feature is similar to the OCF1A toggle in CTC
mode, except the double buffer feature of the Output Compare unit is enabled in the fast
PWM mode.
f
OCnxPWM
f
clk_I/O
N
1
TOP
+
()
-----------------------------------
=


同様の部品番号 - ATTINY2313-20MU

メーカー部品番号データシート部品情報
logo
ATMEL Corporation
ATTINY2313-20MU ATMEL-ATTINY2313-20MU Datasheet
181Kb / 17P
   8-bit Microcontroller with 2K Bytes In-System Programmable Flash
More results

同様の説明 - ATTINY2313-20MU

メーカー部品番号データシート部品情報
logo
ATMEL Corporation
ATTINY2313-20 ATMEL-ATTINY2313-20 Datasheet
1Mb / 223P
   8-bit Microcontroller with 2K Bytes In-System Programmable Flash
ATTINY2313 ATMEL-ATTINY2313_06 Datasheet
181Kb / 17P
   8-bit Microcontroller with 2K Bytes In-System Programmable Flash
AT90S2313 ATMEL-AT90S2313 Datasheet
387Kb / 8P
   8-Bit Microcontroller with 2K bytes In-System Programmable Flash
ATTINY20 ATMEL-ATTINY20 Datasheet
638Kb / 18P
   8-bit Microcontroller with 2K Bytes In-System Programmable Flash
ATTINY20 ATMEL-ATTINY20_11 Datasheet
5Mb / 224P
   8-bit Microcontroller with 2K Bytes In-System Programmable Flash
ATTINY2313 ATMEL-ATTINY2313 Datasheet
2Mb / 211P
   8-bit AVR Microcontroller with 2K Bytes In-System Programmable Flash
AT90S2313 ATMEL-AT90S2313 Datasheet
2Mb / 8P
   8-bit Microcontroller with 2K Bytes of In-System Programmable Flash
ATTINY22L ATMEL-ATTINY22L_1 Datasheet
884Kb / 56P
   8-bit Microcontroller with 2K Bytes of In-System Programmable Flash
ATTINY24A ATMEL-ATTINY24A Datasheet
545Kb / 20P
   8-bit Microcontroller with 2K/4K Bytes In-System Programmable Flash
ATTINY22L ATMEL-ATTINY22L Datasheet
252Kb / 11P
   8-bit Microcontroller with 2K Bytes of In-System Programmable Flash
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com