データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9889BBSTZ-80 データシート(PDF) 7 Page - Analog Devices

部品番号 AD9889BBSTZ-80
部品情報  High Performance HDMI/DVI Transmitter
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9889BBSTZ-80 データシート(HTML) 7 Page - Analog Devices

Back Button AD9889BBSTZ-80 Datasheet HTML 3Page - Analog Devices AD9889BBSTZ-80 Datasheet HTML 4Page - Analog Devices AD9889BBSTZ-80 Datasheet HTML 5Page - Analog Devices AD9889BBSTZ-80 Datasheet HTML 6Page - Analog Devices AD9889BBSTZ-80 Datasheet HTML 7Page - Analog Devices AD9889BBSTZ-80 Datasheet HTML 8Page - Analog Devices AD9889BBSTZ-80 Datasheet HTML 9Page - Analog Devices AD9889BBSTZ-80 Datasheet HTML 10Page - Analog Devices AD9889BBSTZ-80 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
AD9889B
Rev. 0 | Page 7 of 12
A
B
C
D
E
F
G
J
H
K
10
8
7
6
3
2
1
95
4
BOTTOM VIEW
(Not to Scale)
Figure 4. 76-Ball BGA Configuration (Top View)
Table 3. Pin Function Descriptions
Pin No.
BGA
LFCSP
LQFP
Mnemonic
Type1
Description
A1 to A10, B1 to
B10, C9, C10,
D9, D10
39 to 47,
50 to 63, 2
50 to 58, 65 to
78, 2
D[23:0]
I
Video Data Input. Digital input in RGB or YCbCr format. Supports
CMOS logic levels from 1.8 V to 3.3 V.
D1
6
6
CLK
I
Video Clock Input. Supports CMOS logic levels from 1.8 V
to 3.3 V.
C2
3
3
DE
I
Data Enable Bit for Digital Video. Supports CMOS logic levels
from 1.8 V to 3.3 V.
C1
4
4
HSYNC
I
Horizontal Sync Input. Supports CMOS logic levels from 1.8 V
to 3.3 V.
D2
5
5
VSYNC
I
Vertical Sync Input. Supports CMOS logic levels from 1.8 V
to 3.3 V.
J3
18
23
EXT_SWG
I
Sets Internal Reference Currents. Place 887 Ω resistor (1%
tolerance) between this pin and ground.
K3
20
25
HPD
I
Hot Plug Detect Signal. This indicates to the interface
whether the receiver is connected. Supports 1.8 V to 5.0 V
CMOS logic levels.
E2
7
7
S/PDIF
I
S/PDIF (Sony/Philips Digital Interface) Audio Input. This is the
audio input from a Sony/Philips digital interface. Supports
CMOS logic levels from 1.8 V to 3.3 V.
E1
8
8
MCLK
I
Audio Reference Clock. 128 × N × fS with N = 1, 2, 3, or 4. Set
to 128 × sampling frequency (fS), 256 × fS, 384 × fS, or 512 × fS.
Supports 1.8 V to 3.3 V CMOS logic levels.
F2, F1, G2, G1
9 to 12
9 to 12
I2S[3:0]
I
I2S Audio Data Inputs. These represent the eight channels of
audio (two per input) available through I2S. Supports CMOS
logic levels from 1.8 V to 3.3 V.
H2
13
13
SCLK
I
I2S Audio Clock. Supports CMOS logic levels from 1.8 V to 3.3 V.
H1
14
14
LRCLK
I
Left/Right Channel Selection. Supports CMOS logic levels
from 1.8 V to 3.3 V.
J72
262
332
PD/A0
I
Power-Down Control and I2C Address Selection. The I2C
address and the PD polarity are set by the PD/A0 pin state
when the supplies are applied to the AD9889B. Supports
1.8 V to 3.3 V CMOS logic levels.
K1, K2
21, 22
27, 28
TxC−/TxC+
O
Differential Clock Output. Differential clock output at pixel
clock rate; supports TMDS logic level.
K10, J10
30, 31
37, 38
Tx2−/Tx2+
O
Differential Output Channel 2. Differential output of the red
data at 10× the pixel clock rate; supports TMDS logic level.
K7, K8
27, 28
34, 35
Tx1−/Tx1+
O
Differential Output Channel 1. Differential output of the green
data at 10× the pixel clock rate; supports TMDS logic level.
K4, K5
24, 25
30, 31
Tx0−/Tx0+
O
Differential Output Channel 0. Differential output of the blue
data at 10× the pixel clock rate; TMDS logic level.
H10
32
40
INT
O
Interrupt. Open drain. A 2 kΩ pull-up resistor to the
microcontroller I/O supply is recommended.
J2, J5, J8, K9
19, 23, 29
24, 29, 36, 41
AVDD
P
1.8 V Power Supply for TMDS Outputs.


同様の部品番号 - AD9889BBSTZ-80

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9889BBSTZ-80 AD-AD9889BBSTZ-80 Datasheet
295Kb / 12P
   High Performance HDMI/DVI Transmitter
Rev. PrA
More results

同様の説明 - AD9889BBSTZ-80

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9389A AD-AD9389A Datasheet
258Kb / 12P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9389A AD-AD9389A_15 Datasheet
258Kb / 12P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9889B AD-AD9889B_15 Datasheet
261Kb / 11P
   High Performance HDMI/DVI Transmitter
REV. B
AD9889A AD-AD9889A Datasheet
253Kb / 12P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9889A AD-AD9889A_15 Datasheet
254Kb / 12P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9889B AD-AD9889B Datasheet
295Kb / 12P
   High Performance HDMI/DVI Transmitter
Rev. PrA
AD9389B AD-AD9389B Datasheet
277Kb / 12P
   High Performance HDMI/DVI Transmitter
Rev. PrA
AD9889 AD-AD9889_15 Datasheet
1Mb / 48P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9389B AD-AD9389B_15 Datasheet
253Kb / 12P
   High Performance HDMI/DVI Transmitter
REV. 0
AD9889 AD-AD9889 Datasheet
2Mb / 48P
   HIGH PERFORMANCE HDMI-TM / DVI TRANSMITTER
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com