データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MC100EP33 データシート(PDF) 4 Page - ON Semiconductor

部品番号 MC100EP33
部品情報  Clock Management Design Using Low Skew and Low Jitter Devices
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

MC100EP33 データシート(HTML) 4 Page - ON Semiconductor

  MC100EP33 Datasheet HTML 1Page - ON Semiconductor MC100EP33 Datasheet HTML 2Page - ON Semiconductor MC100EP33 Datasheet HTML 3Page - ON Semiconductor MC100EP33 Datasheet HTML 4Page - ON Semiconductor MC100EP33 Datasheet HTML 5Page - ON Semiconductor MC100EP33 Datasheet HTML 6Page - ON Semiconductor MC100EP33 Datasheet HTML 7Page - ON Semiconductor MC100EP33 Datasheet HTML 8Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 4 / 8 page
background image
TND301
http://onsemi.com
4
The Building Blocks
Clock Generator
The Clock Generator uses a Phase Locked Loop (PLL)
circuit to generate the Master Clock (see Figure 5). A Crystal
Oscillator Circuit generates a low phase noise signal that is
received by a phase detector. The phase detector compares the
phase of the crystal oscillator with the output of the Divide by
N counter. If both phases are the same, the circuit is in LOCK
and a small output pulse from the phase detector is averaged
by the Loop Filter. The Loop Filter outputs a voltage to the
VCO which defines the Master Clock frequency. The Divide
by N counter can be programmed to increase or decrease the
Master Clock frequency. The Master Clock is equal to the
Crystal Oscillator frequency times the value N. This is why a
PLL is sometimes called a frequency multiplier. The PLL is a
feedback circuit; if the Master Clock begins to drift away, the
shift in phase will be discovered by the Phase Detector The
Phase Detector will then generate a wider output pulse which
will be averaged by the Loop Filter and this new value will
push the VCO back in the right direction.
Crystal
Oscillator
Circuit
Loop Filter
Phase
Detector
VCO
Voltage Controlled
Oscillator
Divide by N
Master
Clock
Control Input
MC100EP40
MC100EP140
MC100EL1648
NBC12429
NBC12430
MC100EP32
MC100EP33
MC100LVEP34
MC100EP139
MC100EP016
Figure 5. Clock Generation Using Phase Locked Loop Circuit
Clock Distribution
Clock Distribution circuits receive a single differential
input and “fan out” multiple outputs with minimum skew
(see Figure 6).
Figure 6. Clock Distribution Using 1:N
Clock Driver Circuit
1
2
1
N
1:2
Dual 1:3
1:4
1:5
Dual 1:5
1:6
1:10
1:15
MC100EL11
MC100EL13
MC100EL15
MC100EL14
MC100LVEP210
MC100E211
MC100LVEP111
MC100LVE222
MC100LVEL11
MC100LVEL13
MC100LVEL14
MC100EP11
MC100EP14
MC100LVEP11
MC100LVEP14


同様の部品番号 - MC100EP33

メーカー部品番号データシート部品情報
logo
ON Semiconductor
MC100EP33 ONSEMI-MC100EP33 Datasheet
79Kb / 12P
   3.3V 5VECL / 4 Divider
September, 2002 ??Rev. 5
MC100EP33 ONSEMI-MC100EP33 Datasheet
165Kb / 11P
   3.3V / 5V ECL 첨4 Divider
December, 2006 ??Rev. 9
MC100EP33D ONSEMI-MC100EP33D Datasheet
79Kb / 12P
   3.3V 5VECL / 4 Divider
September, 2002 ??Rev. 5
MC100EP33D ONSEMI-MC100EP33D Datasheet
165Kb / 11P
   3.3V / 5V ECL 첨4 Divider
December, 2006 ??Rev. 9
MC100EP33D ONSEMI-MC100EP33D Datasheet
202Kb / 20P
   Evaluation Board Manual for High Frequency SOIC 8
August, 2004 ??Rev. 1
More results

同様の説明 - MC100EP33

メーカー部品番号データシート部品情報
logo
SpectraLinear Inc
SL23EP09NZ SPECTRALINEAR-SL23EP09NZ Datasheet
132Kb / 11P
   Low Jitter and Skew DC to 220MHz Clock Buffer
SL2304NZ SPECTRALINEAR-SL2304NZ Datasheet
136Kb / 9P
   Low Jitter and Skew DC to 160MHz Clock Buffer
logo
Silicon Laboratories
SL2304NZ SILABS-SL2304NZ Datasheet
151Kb / 9P
   Low Jitter and Skew DC to 140MHz Clock Buffer
SL23EP04NZ SILABS-SL23EP04NZ Datasheet
181Kb / 11P
   Low Jitter and Skew DC to 220 MHz Clock Buffer
SL23EP09NZ SILABS-SL23EP09NZ Datasheet
174Kb / 11P
   Low Jitter and Skew DC to 220 MHz Clock Buffer
logo
SpectraLinear Inc
SL2309NZ SPECTRALINEAR-SL2309NZ Datasheet
118Kb / 8P
   Low Jitter and Skew DC to 140 MHz Clock Buffer
SL23EP04NZ SPECTRALINEAR-SL23EP04NZ Datasheet
149Kb / 12P
   Low Jitter and Skew DC to 220 MHz Clock Buffer
logo
Pericom Semiconductor C...
PI6C2310 PERICOM-PI6C2310 Datasheet
138Kb / 5P
   Low skew, low jitter, PLL clock buffer with divider or multiplier
logo
Integrated Circuit Syst...
ICS548-03 ICST-ICS548-03 Datasheet
75Kb / 4P
   Low Skew Clock Inverter and Divider
logo
Integrated Device Techn...
ICS548A-03 IDT-ICS548A-03 Datasheet
187Kb / 7P
   LOW SKEW CLOCK INVERTER AND DIVIDER
More results


Html Pages

1 2 3 4 5 6 7 8


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com