データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM22L16-55-TG データシート(PDF) 4 Page - Ramtron International Corporation

部品番号 FM22L16-55-TG
部品情報  4Mbit FRAM Memory
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RAMTRON [Ramtron International Corporation]
ホームページ  http://www.ramtron.com
Logo RAMTRON - Ramtron International Corporation

FM22L16-55-TG データシート(HTML) 4 Page - Ramtron International Corporation

  FM22L16-55-TG Datasheet HTML 1Page - Ramtron International Corporation FM22L16-55-TG Datasheet HTML 2Page - Ramtron International Corporation FM22L16-55-TG Datasheet HTML 3Page - Ramtron International Corporation FM22L16-55-TG Datasheet HTML 4Page - Ramtron International Corporation FM22L16-55-TG Datasheet HTML 5Page - Ramtron International Corporation FM22L16-55-TG Datasheet HTML 6Page - Ramtron International Corporation FM22L16-55-TG Datasheet HTML 7Page - Ramtron International Corporation FM22L16-55-TG Datasheet HTML 8Page - Ramtron International Corporation FM22L16-55-TG Datasheet HTML 9Page - Ramtron International Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
FM22L16
Rev. 1.0
Mar. 2007
Page 4 of 15
Overview
The FM22L16 is a wordwide FRAM memory
logically organized as 262,144 x 16 and accessed
using an industry standard parallel interface. All data
written to the part is immediately nonvolatile with no
delay. The device offers page mode operation which
provides higher speed access to addresses within a
page (row). An access to a different page requires that
either /CE transitions low or the upper address
A(17:2) changes.
Memory Operation
Users access 262,144 memory locations, each with 16
data bits through a parallel interface. The FRAM
array is organized as 8 blocks each having 8192 rows.
Each row has 4 column locations, which allows fast
access in page mode operation. Once an initial
address has been latched by the falling edge of /CE,
subsequent
column locations
may be
accessed
without the need to toggle /CE.
When /CE is de-
asserted high, a precharge operation begins. Writes
occur immediately at the end of the access with no
delay. The /WE pin must be toggled for each write
operation. The write data is stored in the nonvolatile
memory array immediately, which is a feature unique
to FRAM called NoDelay
TM writes.
Read Operation
A read operation begins on the falling edge of /CE.
The falling edge of /CE causes the address to be
latched and starts a memory read cycle if /WE is high.
Data becomes available on the bus after the access
time has been satisfied. Once the address has been
latched and the access completed, a new access to a
random location (different row) may begin while /CE
is still low.
The minimum cycle time for random
addresses is tRC. Note that unlike SRAMs, the
FM22L16’s /CE-initiated access time is faster than
the address cycle time.
The FM22L16 will drive the data bus when /OE and
at least one of the byte enables (/UB, /LB) is asserted
low. The upper data byte is driven when /UB is low,
and the lower data byte is driven when /LB is low. If
/OE is asserted after the memory access time has been
satisfied, the data bus will be driven with valid data.
If /OE is asserted prior to completion of the memory
access, the data bus will not be driven until valid data
is available. This feature minimizes supply current in
the system by eliminating transients caused by invalid
data being driven onto the bus. When /OE is
deasserted high, the data bus will remain in a high-Z
state.
Write Operation
Writes occur in the FM22L16 in the same time
interval as reads. The FM22L16 supports both /CE-
and /WE-controlled write cycles. In both cases, the
address A(17:2) is latched on the falling edge of /CE.
In a /CE-controlled write, the /WE signal is asserted
prior to beginning the memory cycle. That is, /WE is
low when /CE falls. In this case, the device begins the
memory cycle as a write. The FM22L16 will not
drive the data bus regardless of the state of /OE as
long as /WE is low. Input data must be valid when
/CE is de-asserted high. In a /WE-controlled write,
the memory cycle begins on the falling edge of /CE.
The /WE signal falls some time later. Therefore, the
memory cycle begins as a read. The data bus will be
driven if /OE is low, however it will hi-Z once /WE is
asserted low. The /CE- and /WE-controlled write
timing
cases
are
shown
in
the
Electrical
Specifications section.
Write access to the array begins on the falling edge of
/WE after the memory cycle is initiated. The write
access terminates on the rising edge of /WE or /CE,
whichever comes first. A valid write operation
requires the user to meet the access time specification
prior to de-asserting /WE or /CE. Data setup time
indicates the interval during which data cannot
change prior to the end of the write access (rising
edge of /WE or /CE).
Unlike other truly nonvolatile memory technologies,
there is no write delay with FRAM. Since the read
and write access times of the underlying memory are
the same, the user experiences no delay through the
bus. The entire memory operation occurs in a single
bus cycle. Data polling, a technique used with
EEPROMs to determine if a write is complete, is
unnecessary.
Page Mode Operation
The FRAM array is organized as 8 blocks each
having 8192 rows. Each row has 4 column address
locations. Address inputs A(1:0) define the column
address to be accessed. An access can start on any
column address, and other column locations may be
accessed without the need to toggle the /CE pin. For
fast access reads, once the first data byte is driven
onto the bus, the column address inputs A (1:0) may
be changed to a new value. A new data byte is then
driven to the DQ pins no later than tAAP, which is less
than half the initial read access time. For fast access
writes, the first write pulse defines the first write
access. While /CE is low, a subsequent write pulse
along with a new column address provides a page
mode write access.


同様の部品番号 - FM22L16-55-TG

メーカー部品番号データシート部品情報
logo
Cypress Semiconductor
FM22L16-55-TG CYPRESS-FM22L16-55-TG Datasheet
403Kb / 14P
   4Mbit Asynchronous F-RAM Memory
FM22L16-55-TGTR CYPRESS-FM22L16-55-TGTR Datasheet
403Kb / 14P
   4Mbit Asynchronous F-RAM Memory
More results

同様の説明 - FM22L16-55-TG

メーカー部品番号データシート部品情報
logo
Sharp Corporation
LHF04C10 SHARP-LHF04C10 Datasheet
3Mb / 48P
   4Mbit Flash Memory
logo
Fujitsu Component Limit...
MB85R1002 FUJITSU-MB85R1002 Datasheet
157Kb / 12P
   Memory FRAM
logo
Ramtron International C...
FM21L16 RAMTRON-FM21L16 Datasheet
224Kb / 14P
   2Mbit FRAM Memory
logo
IC-Haus GmbH
IC-RMF ICHAUS-IC-RMF Datasheet
244Kb / 5P
   NONVOLATILE FRAM MEMORY
logo
Ramtron International C...
FM22LD16 RAMTRON-FM22LD16_09 Datasheet
215Kb / 14P
   4Mbit F-RAM Memory
FM22LD16 RAMTRON-FM22LD16 Datasheet
211Kb / 14P
   4Mbit F-RAM Memory
logo
Cypress Semiconductor
FM22LD16 CYPRESS-FM22LD16 Datasheet
434Kb / 14P
   4Mbit F-RAM Memory
FM22LD16 CYPRESS-FM22LD16_13 Datasheet
424Kb / 15P
   4Mbit F-RAM Memory
logo
Ramtron International C...
FM18L08 RAMTRON-FM18L08_07 Datasheet
126Kb / 13P
   256Kb Bytewide FRAM Memory
FM24CL04 RAMTRON-FM24CL04_05 Datasheet
116Kb / 11P
   4Kb FRAM Serial Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com