データシートサーチシステム |
|
FM24C04A-S データシート(PDF) 7 Page - Ramtron International Corporation |
|
FM24C04A-S データシート(HTML) 7 Page - Ramtron International Corporation |
7 / 12 page FM24C04A Rev. 3.0 Mar. 2005 7 of 12 S A Slave Address 1 Data Byte 1 P By Master By FM24C04A Start Address Stop Acknowledge No Acknowledge Data Figure 7. Current Address Read S A Slave Address 1 Data Byte 1 P By Master By FM24C04A Start Address Stop Acknowledge No Acknowledge Data Data Byte A Acknowledge Figure 8. Sequential Read S A Slave Address 1 Data Byte 1 P By Master By FM24C04A Start Address Stop No Acknowledge Data Data Byte A Acknowledge S A Slave Address 0 Word Address A Start Address Acknowledge Figure 9. Selective (Random) Read Endurance Internally, a FRAM operates with a read and restore mechanism. Therefore, endurance cycles are applied for each read or write cycle. The FRAM architecture is based on an array of rows and columns. Rows are defined by A8-A2. Each access causes an endurance cycle for a row. Endurance is virtually unlimited. At 3000 accesses per second to the same segment, it will take more than 10 years to reach the endurance limit. |
同様の部品番号 - FM24C04A-S |
|
同様の説明 - FM24C04A-S |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |