データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM24C256 データシート(PDF) 4 Page - Ramtron International Corporation

部品番号 FM24C256
部品情報  256Kb FRAM Serial Memory
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RAMTRON [Ramtron International Corporation]
ホームページ  http://www.ramtron.com
Logo RAMTRON - Ramtron International Corporation

FM24C256 データシート(HTML) 4 Page - Ramtron International Corporation

  FM24C256_05 Datasheet HTML 1Page - Ramtron International Corporation FM24C256_05 Datasheet HTML 2Page - Ramtron International Corporation FM24C256_05 Datasheet HTML 3Page - Ramtron International Corporation FM24C256_05 Datasheet HTML 4Page - Ramtron International Corporation FM24C256_05 Datasheet HTML 5Page - Ramtron International Corporation FM24C256_05 Datasheet HTML 6Page - Ramtron International Corporation FM24C256_05 Datasheet HTML 7Page - Ramtron International Corporation FM24C256_05 Datasheet HTML 8Page - Ramtron International Corporation FM24C256_05 Datasheet HTML 9Page - Ramtron International Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
FM24C256
Rev 3.1
May 2005
Page 4 of 12
Stop
(Master)
Start
(Master)
7
Data bits
(Transmitter)
6
0
Data bit
(Transmitter)
Acknowledge
(Receiver)
Figure 3. Data Transfer Protocol
Stop Condition
A Stop condition is indicated when the bus master
drives SDA from low to high while the SCL signal is
high. All operations using the FM24C256 must end
with a Stop condition. If an operation is pending
when a Stop is asserted, the operation will be aborted.
The master must have control of SDA (not a memory
read) in order to assert a Stop condition.
Start Condition
A Start condition is indicated when the bus master
drives SDA from high to low while the SCL signal is
high. All read and write transactions begin with a
Start condition. An operation in progress can be
aborted by asserting a Start condition at any time.
Aborting an operation using the Start condition will
ready the FM24C256 for a new operation.
If during operation the power supply drops below the
specified VDD minimum, the system should issue a
Start condition prior to performing another operation.
Data/Address Transfer
All data transfers (including addresses) take place
while the SCL signal is high. Except under the two
conditions described above, the SDA signal should
not change while SCL is high.
Acknowledge
The Acknowledge takes place after the 8
th data bit
has been transferred in any transaction. During this
state the transmitter should release the SDA bus to
allow the receiver to drive it. The receiver drives the
SDA signal low to acknowledge receipt of the byte.
If the receiver does not drive SDA low, the condition
is a No-Acknowledge and the operation is aborted.
The receiver would fail to acknowledge for two
distinct reasons. First is that a byte transfer fails. In
this case, the No-Acknowledge ends the current
operation so that the part can be addressed again.
This allows the last byte to be recovered in the event
of a communication error.
Second and most common, the receiver does not
acknowledge to deliberately end an operation. For
example, during a read operation, the FM24C256
will continue to place data onto the bus as long as
the receiver sends Acknowledges (and clocks).
When a read operation is complete and no more data
is needed, the receiver must not acknowledge the
last byte. If the receiver acknowledges the last byte,
this will cause the FM24C256 to attempt to drive
the bus on the next clock while the master is sending
a new command such as Stop.
Slave Address
The first byte that the FM24C256 expects after a
Start condition is the slave address. As shown in
Figure 4, the slave address contains the Slave ID
(device type), the device select address bits, and a
bit that specifies if the transaction is a read or a
write. Bits 7-4 define the device type and must be
set to 1010b for the FM24C256. These bits allow
other types of function types to reside on the 2-wire
bus within an identical address range. Bits 3-1 are
the device select bits which are equivalent to chip
select bits. They must match the corresponding
value on the external address pins to select the
device. Up to eight FM24C256 devices can reside
on the same two-wire bus by assigning a different
address to each. Bit 0 is the read/write bit. A 1
indicates a read operation, and a 0 indicates a write.
10
1
0
A2
A1
A0 R/W
Slave
ID
Device
Select
76
5
4
3
2
1
0
Figure 4. Slave Address


同様の部品番号 - FM24C256_05

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM24C256-SE ETC1-FM24C256-SE Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
logo
Fairchild Semiconductor
FM24C256EYYX FAIRCHILD-FM24C256EYYX Datasheet
89Kb / 12P
   256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect
FM24C256FEYYX FAIRCHILD-FM24C256FEYYX Datasheet
89Kb / 12P
   256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect
FM24C256FLEYYX FAIRCHILD-FM24C256FLEYYX Datasheet
89Kb / 12P
   256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect
FM24C256FLYYX FAIRCHILD-FM24C256FLYYX Datasheet
89Kb / 12P
   256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect
More results

同様の説明 - FM24C256_05

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM24C256 ETC1-FM24C256 Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
FM25256 ETC-FM25256 Datasheet
120Kb / 13P
   256Kb FRAM Serial 5V Memory
logo
Ramtron International C...
FM25L256B RAMTRON-FM25L256B Datasheet
148Kb / 14P
   256Kb FRAM Serial 3V Memory
FM25256B RAMTRON-FM25256B Datasheet
134Kb / 13P
   256Kb FRAM Serial 5V Memory
logo
List of Unclassifed Man...
FM25L256 ETC-FM25L256 Datasheet
152Kb / 14P
   256Kb FRAM Serial 3V Memory
FM25W256 ETC1-FM25W256 Datasheet
142Kb / 13P
   256Kb FRAM Wide Voltage Serial Memory
logo
Ramtron International C...
FM25L256 RAMTRON-FM25L256 Datasheet
148Kb / 14P
   256Kb FRAM Serial 3V Memory - Extended Temp
FM18L08 RAMTRON-FM18L08_07 Datasheet
126Kb / 13P
   256Kb Bytewide FRAM Memory
logo
List of Unclassifed Man...
FM1808 ETC-FM1808 Datasheet
89Kb / 12P
   256Kb Bytewide FRAM Memory
FM18L08 ETC-FM18L08 Datasheet
80Kb / 11P
   256Kb 2.7-3.6V Bytewide FRAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com