データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM24C256-SE データシート(PDF) 5 Page - Ramtron International Corporation

部品番号 FM24C256-SE
部品情報  256Kb FRAM Serial Memory
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RAMTRON [Ramtron International Corporation]
ホームページ  http://www.ramtron.com
Logo RAMTRON - Ramtron International Corporation

FM24C256-SE データシート(HTML) 5 Page - Ramtron International Corporation

  FM24C256-SE Datasheet HTML 1Page - Ramtron International Corporation FM24C256-SE Datasheet HTML 2Page - Ramtron International Corporation FM24C256-SE Datasheet HTML 3Page - Ramtron International Corporation FM24C256-SE Datasheet HTML 4Page - Ramtron International Corporation FM24C256-SE Datasheet HTML 5Page - Ramtron International Corporation FM24C256-SE Datasheet HTML 6Page - Ramtron International Corporation FM24C256-SE Datasheet HTML 7Page - Ramtron International Corporation FM24C256-SE Datasheet HTML 8Page - Ramtron International Corporation FM24C256-SE Datasheet HTML 9Page - Ramtron International Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
FM24C256
Rev 3.1
May 2005
Page 5 of 12
Addressing Overview
After the FM24C256 (as receiver) acknowledges the
device address, the master can place the memory
address on the bus for a write operation. The address
requires two bytes. The first is the MSB (upper byte).
Since the device uses only 15 address bits, the value
of the upper bits is a “don’t care”. Following the
MSB is the LSB (lower byte) with the remaining
eight address bits. The address value is latched
internally. Each access causes the latched address
value to be incremented automatically. The current
address is the value that is held in the latch, either a
newly written value or the address following the last
access. The current address will be held as long as
power remains or until a new value is written. Reads
always use the current address. A random read
address can be loaded by beginning a write operation
as explained below.
After transmission of each data byte, just prior to the
acknowledge, the FM24C256 increments the internal
address latch. This allows the next sequential byte to
be accessed with no additional addressing externally.
After the last address (7FFFh) is reached, the address
latch will roll over to 0000h. There is no limit to the
number of bytes that can be accessed with a single
read or write operation.
Data Transfer
After the address information has been transmitted,
data transfer between the bus master and the
FM24C256 can begin. For a read operation the
FM24C256 will place 8 data bits on the bus then wait
for an Acknowledge from the master. If the
Acknowledge occurs, the FM24C256 will transfer the
next sequential byte. If the Acknowledge is not sent,
the FM24C256 will end the read operation. For a
write operation, the FM24C256 will accept 8 data
bits from the master then send an acknowledge. All
data transfer occurs MSB (most significant bit) first.
Memory Operation
The FM24C256 is designed to operate in a manner
very similar to other 2-wire interface memory
products. The major differences result from the
higher performance write capability of FRAM
technology. These improvements result in some
differences between the FM24C256 and a similar
configuration EEPROM during writes. The complete
operation for both writes and reads is explained
below.
Write Operation
All writes begin with a device address, then a
memory address. The bus master indicates a write
operation by setting the LSB of the device address
to a 0. After addressing, the bus master sends each
byte of data to the memory and the memory
generates an acknowledge condition. Any number of
sequential bytes may be written. If the end of the
address range is reached internally, the address
counter will wrap from 7FFFh to 0000h.
Unlike other nonvolatile memory technologies,
there is essentially no write delay with FRAM.
Since the read and write access times of the
underlying
memory
are
the
same,
the
user
experiences no delay on the bus. The entire memory
cycle occurs in less time than a single bus clock.
Therefore, any operation including a read or write
can
occur
immediately
following
a
write.
Acknowledge
polling,
a
technique
used
with
EEPROMs to determine if a write has completed is
unnecessary and
will
always
return a
ready
condition.
Internally, an actual memory write occurs after the
8
th data bit is transferred. It will be complete before
the Acknowledge is sent. Therefore, if the user
desires to abort a write without altering the memory
contents, this should be done using a Start or Stop
condition prior to the 8
th data bit. The FM24C256
uses no page buffering.
The memory array can be write protected using the
WP pin. Pulling the WP pin high will write-protect
all addresses. The FM24C256 will not acknowledge
data bytes that are written when WP is active. In
addition, the address counter will not increment if
writes are attempted to these addresses. Setting WP
low will deactivate this feature. WP is internally
pulled down. The state of WP should remain stable
from the Start command until the address is
complete.
Figure 5 and 6 below illustrate both a single-byte
and multiple-write.


同様の部品番号 - FM24C256-SE

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM24C256-SE ETC1-FM24C256-SE Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
More results

同様の説明 - FM24C256-SE

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM24C256 ETC1-FM24C256 Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
FM25256 ETC-FM25256 Datasheet
120Kb / 13P
   256Kb FRAM Serial 5V Memory
logo
Ramtron International C...
FM25L256B RAMTRON-FM25L256B Datasheet
148Kb / 14P
   256Kb FRAM Serial 3V Memory
FM25256B RAMTRON-FM25256B Datasheet
134Kb / 13P
   256Kb FRAM Serial 5V Memory
logo
List of Unclassifed Man...
FM25L256 ETC-FM25L256 Datasheet
152Kb / 14P
   256Kb FRAM Serial 3V Memory
FM25W256 ETC1-FM25W256 Datasheet
142Kb / 13P
   256Kb FRAM Wide Voltage Serial Memory
logo
Ramtron International C...
FM25L256 RAMTRON-FM25L256 Datasheet
148Kb / 14P
   256Kb FRAM Serial 3V Memory - Extended Temp
FM18L08 RAMTRON-FM18L08_07 Datasheet
126Kb / 13P
   256Kb Bytewide FRAM Memory
logo
List of Unclassifed Man...
FM1808 ETC-FM1808 Datasheet
89Kb / 12P
   256Kb Bytewide FRAM Memory
FM18L08 ETC-FM18L08 Datasheet
80Kb / 11P
   256Kb 2.7-3.6V Bytewide FRAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com