データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM24CL16 データシート(PDF) 5 Page - Ramtron International Corporation

部品番号 FM24CL16
部品情報  16Kb FRAM Se rial 3V Memory
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RAMTRON [Ramtron International Corporation]
ホームページ  http://www.ramtron.com
Logo RAMTRON - Ramtron International Corporation

FM24CL16 データシート(HTML) 5 Page - Ramtron International Corporation

  FM24CL16_05 Datasheet HTML 1Page - Ramtron International Corporation FM24CL16_05 Datasheet HTML 2Page - Ramtron International Corporation FM24CL16_05 Datasheet HTML 3Page - Ramtron International Corporation FM24CL16_05 Datasheet HTML 4Page - Ramtron International Corporation FM24CL16_05 Datasheet HTML 5Page - Ramtron International Corporation FM24CL16_05 Datasheet HTML 6Page - Ramtron International Corporation FM24CL16_05 Datasheet HTML 7Page - Ramtron International Corporation FM24CL16_05 Datasheet HTML 8Page - Ramtron International Corporation FM24CL16_05 Datasheet HTML 9Page - Ramtron International Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 13 page
background image
FM24CL16
Rev 3.3
Nov. 2005
Page 5 of 13
1
0
1
0
A2
A1
A0
R/W
Slave ID
Page
Select
Figure 4. Slave Address
Word Address
After the FM24CL16 (as receiver) acknowledges the
slave ID, the master will place the word address on
the bus for a write operation. The word address is the
lower 8-bits of the address to be combined with the 3-
bits of the page select to specify the exact byte to be
written. The complete 11-bit address is latched
internally.
No word address occurs for a read operation, though
the 3-bit page select is latched internally. Reads
always use the lower 8-bits that are held internally in
the address latch. That is, reads always begin at the
address following the previous access. A random read
address can be loaded by doing a write operation as
explained below.
After transmission of each data byte, just prior to the
acknowledge, the FM24CL16 increments the internal
address latch. This allows the next sequential byte to
be accessed with no additional addressing. After the
last address (7FFh) is reached, the address latch will
roll over to 000h. There is no limit on the number of
bytes that can be accessed with a single read or write
operation.
Data Transfer
After all address information has been transmitted,
data transfer between the bus master and the
FM24CL16 can begin. For a read operation the
device will place 8 data bits on the bus then wait for
an acknowledge. If the acknowledge occurs, the next
sequential
byte
will
be
transferred.
If
the
acknowledge is not sent, the read operation is
concluded. For a write operation, the FM24CL16 will
accept 8 data bits from the master then send an
acknowledge. All data transfer occurs MSB (most
significant bit) first.
Memory Operation
The FM24CL16 is designed to operate in a manner
very similar to other 2-wire interface memory
products. The major differences result from the
higher performance write capability of FRAM
technology. These improvements result in some
differences between the FM24CL16 and a similar
configuration EEPROM during writes. The complete
operation for both writes and reads is explained
below.
Write Operation
All writes begin with a slave ID then a word address
as previously mentioned. The bus master indicates a
write operation by setting the LSB of the Slave
Address to a 0. After addressing, the bus master
sends each byte of data to the memory and the
memory generates an acknowledge condition. Any
number of sequential bytes may be written. If the
end of the address range is reached internally, the
address counter will wrap from 7FFh to 000h.
Unlike other nonvolatile memory technologies, there
is no write delay with FRAM. The entire memory
cycle occurs in less time than a single bus clock.
Therefore, any operation including read or write can
occur immediately following a write. Acknowledge
polling, a technique used with EEPROMs to
determine if a write is complete is unnecessary and
will always return a ‘ready’ condition.
An actual memory array write occurs after the 8
th
data bit is transferred. It will be complete before the
acknowledge is sent. Therefore, if the user desires to
abort a write without altering the memory contents,
this should be done using start or stop condition
prior to the 8
th data bit. The FM24CL16 needs no
page buffering.
The memory array can be write protected using the
WP pin. Setting the WP pin to a high condition
(VDD)
will
write-protect
all
addresses.
The
FM24CL16 will not acknowledge data bytes that are
written to protected addresses. In addition, the
address counter will not increment if writes are
attempted to these addresses. Setting WP to a low
state (VSS) will deactivate this feature.
Figure 5 and 6 below illustrates both a single-byte
and multiple-byte writes.


同様の部品番号 - FM24CL16_05

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM24CL16-G ETC-FM24CL16-G Datasheet
90Kb / 13P
   16Kb FRAM Serial 3V Memory
FM24CL16-S ETC-FM24CL16-S Datasheet
90Kb / 13P
   16Kb FRAM Serial 3V Memory
logo
Ramtron International C...
FM24CL16B RAMTRON-FM24CL16B Datasheet
287Kb / 13P
   16Kb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM24CL16B CYPRESS-FM24CL16B Datasheet
363Kb / 13P
   16Kb Serial 3V F-RAM Memory
logo
Ramtron International C...
FM24CL16B-DG RAMTRON-FM24CL16B-DG Datasheet
287Kb / 13P
   16Kb Serial 3V F-RAM Memory
More results

同様の説明 - FM24CL16_05

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM24CL16 ETC-FM24CL16 Datasheet
90Kb / 13P
   16Kb FRAM Serial 3V Memory
FM25L16 ETC-FM25L16 Datasheet
149Kb / 14P
   16Kb FRAM Serial 3V Memory
logo
Ramtron International C...
FM25L16 RAMTRON-FM25L16_06 Datasheet
146Kb / 14P
   16Kb FRAM Serial 3V Memory
logo
List of Unclassifed Man...
FM25160 ETC-FM25160 Datasheet
638Kb / 14P
   16Kb FRAM Serial Memory
FM24C16A ETC1-FM24C16A Datasheet
93Kb / 13P
   16Kb FRAM Serial Memory
FM25C160 ETC1-FM25C160 Datasheet
154Kb / 14P
   16Kb FRAM Serial Memory
logo
Ramtron International C...
FM24C16A RAMTRON-FM24C16A_05 Datasheet
93Kb / 12P
   16Kb FRAM Serial Memory
FM25C160 RAMTRON-FM25C160 Datasheet
149Kb / 13P
   16Kb FRAM Serial Memory
FM25CL64 RAMTRON-FM25CL64 Datasheet
131Kb / 13P
   64Kb FRAM Serial 3V Memory
FM25L512 RAMTRON-FM25L512 Datasheet
163Kb / 13P
   512Kb FRAM Serial 3V Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com