データシートサーチシステム |
|
SN74AHC04DE4 データシート(PDF) 3 Page - Texas Instruments |
|
|
SN74AHC04DE4 データシート(HTML) 3 Page - Texas Instruments |
3 / 13 page www.ti.com See Note A See Note A See Note B B1–B8 Y9–Y13 PERI LOGIC OUT C14–C17 HOST LOGIC IN VCC CABLE DIR HD A1–A8 A9–A13 PERI LOGIC IN A14–A17 HOST LOGIC OUT 42 48 1 19 24 30 25 NOTES: A. The PMOS transistors prevent backdriving current from the signal pins to VCC CABLE when VCC CABLE is open or at GND. The PMOS transistor is turned off when the associated driver is in the low state. B. The PMOS transistor prevents backdriving current from the signal pins to VCC CABLE when VCC CABLE is open or at GND. C. Active input detection circuit forces Y9–Y13 to the high state after power on, until one of the A9–A13 pins goes high (see below). See Note C Power-On Reset Q R D C Timer OUT A13 A12 A11 A10 A9 Active Input Detection Circuit SN74LVCZ161284A 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP SCES358B – SEPTEMBER 2001 – REVISED MAY 2005 LOGIC DIAGRAM 3 |
同様の部品番号 - SN74AHC04DE4 |
|
同様の説明 - SN74AHC04DE4 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |