データシートサーチシステム |
|
ST5088FN データシート(PDF) 5 Page - STMicroelectronics |
|
ST5088FN データシート(HTML) 5 Page - STMicroelectronics |
5 / 33 page PIN FUNCTIONS (continued) SO PLCC Name Description 8 8,9 GND Ground: All digital signals are referenced to this pin. 9 10 MS Mode Select: This input selects COMBO I/II interface mode with separate MICROWIRE Control interface when tied high and GCI mode when tied low. 10 11 DX Transmit Data ouput: Data is shifted out on this pin during the assigned transmit time slots. Elsewhere DX output is in the high impendance state. In COMBO I/II mode, voice data byte is shifted out from TRISTATE output DX at the MCLK frequency on the rising edge of MCLK. In GCI mode, voice data byte and control bytes are shifted out from OPEN-DRAIN output DX at half the MCLK. An external pull up resistor is needed. 11 12 AT Alternate Tone: Ring frequency out is controlled without µP intervention. Tri-state logic controls: f1 (Vcc), f2 (GND), pause (High Impedance). 14 15 DR Receive data input: Data is shifted in during the assigned Received time slots. In the COMBO I/II mode, voice data byte is shifted in at the MCLK frequency on the falling edges of MCLK. In the GCI mode, PCM data byte and contol byte are shifted in at half the MCLK frequency on the receive rising edges of MCLK. There is one period delay between transmit rising edge and receive rising edge of MCLK. 15 16 FS Frame Sync input: This signal is a 8kHz clock which defines the start of the transmit and receive frames. Either of three formats may be used for this signal: non delayed timing mode, delayed timing and GCI compatible timing mode. 16 17 MCLK Master Clock Input: This signal is used by the switched capacitor filters and the encoder/decoder sequencing logic. Values must be 512 kHz, 1.536 MHz, 2.048 MHz or 2.56 MHz selected by means of Control Register CRO. MCLK is used also to shift-in and out data. In GCI mode, 2.56 MHz and 512 kHz are not allowed. 17 18 LO Open drain output: a logic 1 written into DO (CR1) appears at LO pin as a logic 0 a logic 0 written into DO puts LO pin in high impedance. 18 – N. C. No connected. 21 22 MIC2+ Alternative positive high impedance input to transmit pre- amplifier. 22 23 MIC1+ Positive high impedance input to transmit pre-amplifier for microphone symetrical connection. 23 24 MIC1- Negative high impedance input to transmit pre-amplifier for microphone symetrical connection. 24 21 TRO Tape Recorder Output: This pin provides the analog combination of Tx voice signal and Rx voice signal. 25 25 VCCA Positive power supply input for the analog section. +5 V + 10%. VCC and VCCA must be directly connected toget her. 26 26 MIC2- Alternative negative high impedance input to transmit pre- amplifier. 27 27 GNDA Analog Ground: All analog signals are referenced to this pin. GND and GNDA must be connected together close to the device. 28 28 EAIN External Auxiliary input: This input can be used to provide alternate signals to the Loudspeaker in place of Internal Ring generator. Input signal should be voice band limited. ST5088 5/33 |
同様の部品番号 - ST5088FN |
|
同様の説明 - ST5088FN |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |