データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS2000P-CZZ データシート(PDF) 2 Page - Cirrus Logic

部品番号 CS2000P-CZZ
部品情報  Fractional-N Clock Synthesizer & Clock Multiplier
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS2000P-CZZ データシート(HTML) 2 Page - Cirrus Logic

  CS2000P-CZZ Datasheet HTML 1Page - Cirrus Logic CS2000P-CZZ Datasheet HTML 2Page - Cirrus Logic CS2000P-CZZ Datasheet HTML 3Page - Cirrus Logic CS2000P-CZZ Datasheet HTML 4Page - Cirrus Logic CS2000P-CZZ Datasheet HTML 5Page - Cirrus Logic CS2000P-CZZ Datasheet HTML 6Page - Cirrus Logic CS2000P-CZZ Datasheet HTML 7Page - Cirrus Logic CS2000P-CZZ Datasheet HTML 8Page - Cirrus Logic CS2000P-CZZ Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 30 page
background image
CS2000-OTP
DS758PP1
2
TABLE OF CONTENTS
1. PIN DESCRIPTION ................................................................................................................................. 4
2. TYPICAL CONNECTION DIAGRAM ..................................................................................................... 5
3. CHARACTERISTICS AND SPECIFICATIONS ...................................................................................... 6
RECOMMENDED OPERATING CONDITIONS .................................................................................... 6
ABSOLUTE MAXIMUM RATINGS ........................................................................................................ 6
DC ELECTRICAL CHARACTERISTICS ................................................................................................ 6
AC ELECTRICAL CHARACTERISTICS ................................................................................................ 7
4. ARCHITECTURE OVERVIEW ............................................................................................................... 8
4.1 Delta-Sigma Fractional-N Frequency Synthesizer ........................................................................... 8
4.2 Hybrid Analog-Digital Phase Locked Loop ...................................................................................... 8
4.2.1 Fractional-N Source Selection for the Frequency Synthesizer ................................................ 9
5. APPLICATIONS ................................................................................................................................... 10
5.1 One Time Programmability ............................................................................................................ 10
5.2 Timing Reference Clock Input ........................................................................................................ 10
5.2.1 Internal Timing Reference Clock Divider ............................................................................... 10
5.2.2 Crystal Connections (XTI and XTO) ...................................................................................... 11
5.2.3 External Reference Clock (REF_CLK) .................................................................................. 11
5.3 Frequency Reference Clock Input, CLK_IN ................................................................................... 11
5.3.1 CLK_IN Skipping Mode ......................................................................................................... 11
5.3.2 Adjusting the Minimum Loop Bandwidth for CLK_IN ............................................................ 13
5.4 Output to Input Frequency Ratio Configuration ............................................................................. 14
5.4.1 User Defined Ratio (RUD), Frequency Synthesizer Mode .................................................... 14
5.4.2 User Defined Ratio (RUD), Hybrid PLL Mode ....................................................................... 14
5.4.3 Manual Ratio Modifier (R-Mod) ............................................................................................. 15
5.4.4 Automatic Ratio Modifier (Auto R-Mod) - Hybrid PLL Mode Only ......................................... 15
5.4.5 Effective Ratio (REFF) .......................................................................................................... 16
5.4.6 Fractional-N Source Selection ............................................................................................... 16
5.4.6.1 Manual Fractional-N Source Selection for the Frequency Synthesizer ..................... 17
5.4.6.2 Automatic Fractional-N Source Selection for the Frequency Synthesizer ................. 17
5.4.7 Ratio Configuration Summary ............................................................................................... 18
5.5 PLL Clock Output ........................................................................................................................... 19
5.6 Auxiliary Output .............................................................................................................................. 19
5.7 Mode Pin Functionality ................................................................................................................... 20
5.7.1 M1 and M0 Mode Pin Functionality ....................................................................................... 20
5.7.2 M2 Mode Pin Functionality .................................................................................................... 20
5.7.2.1 M2 Configured as Output Disable .............................................................................. 20
5.7.2.2 M2 Configured as R-Mod Enable .............................................................................. 20
5.7.2.3 M2 Configured as Auto Fractional-N Source Selection Disable ................................ 21
5.7.2.4 M2 Configured as Auto R-Mod Enable ...................................................................... 21
5.7.2.5 M2 Configured as Fractional-N Source Select .......................................................... 21
5.7.2.6 M2 Configured as AuxOutSrc Override ..................................................................... 21
5.8 Clock Output Stability Considerations ............................................................................................ 21
5.8.1 Output Switching ................................................................................................................... 21
5.8.2 PLL Unlock Conditions .......................................................................................................... 22
6. PARAMETER DESCRIPTIONS ........................................................................................................... 23
6.1 Modal Configuration Sets ............................................................................................................... 23
6.1.1 R-Mod Selection (RModSel[1:0]) ...........................................................................................23
6.1.2 Auxiliary Output Source Selection (AuxOutSrc[1:0]) ............................................................. 24
6.1.3 Auto R-Modifier Enable (AutoRMod) ..................................................................................... 24
6.1.4 Lock Clock Ratio (LockClk[1:0]) ............................................................................................ 24
6.1.5 Fractional-N Source for Frequency Synthesizer (FracNSrc) ................................................. 24
6.2 Ratio 0 - 3 ...................................................................................................................................... 24


同様の部品番号 - CS2000P-CZZ

メーカー部品番号データシート部品情報
logo
Cirrus Logic
CS2000P-CZZ CIRRUS-CS2000P-CZZ Datasheet
260Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000P-CZZR CIRRUS-CS2000P-CZZR Datasheet
260Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
More results

同様の説明 - CS2000P-CZZ

メーカー部品番号データシート部品情報
logo
Cirrus Logic
CS2000-CP CIRRUS-CS2000-CP_15 Datasheet
1Mb / 37P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP_09 Datasheet
301Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-OTP CIRRUS-CS2000-OTP_09 Datasheet
260Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP Datasheet
447Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2100-CP CIRRUS-CS2100-CP_09 Datasheet
278Kb / 32P
   Fractional-N Clock Multiplier
CS2100-CP CIRRUS-CS2100-CP Datasheet
412Kb / 32P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP_09 Datasheet
233Kb / 26P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP Datasheet
542Kb / 28P
   Fractional-N Clock Multiplier
CS2300-CP CIRRUS-CS2300-CP_09 Datasheet
257Kb / 32P
   Fractional-N Clock Multiplier with Internal LCO
CS2300-OTP CIRRUS-CS2300-OTP Datasheet
403Kb / 28P
   Fractional-N Clock Multiplier with Internal LCO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com