データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM24CL32-GTR データシート(PDF) 5 Page - Ramtron International Corporation

部品番号 FM24CL32-GTR
部品情報  32Kb Serial 3V F-RAM Memory
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RAMTRON [Ramtron International Corporation]
ホームページ  http://www.ramtron.com
Logo RAMTRON - Ramtron International Corporation

FM24CL32-GTR データシート(HTML) 5 Page - Ramtron International Corporation

  FM24CL32-GTR Datasheet HTML 1Page - Ramtron International Corporation FM24CL32-GTR Datasheet HTML 2Page - Ramtron International Corporation FM24CL32-GTR Datasheet HTML 3Page - Ramtron International Corporation FM24CL32-GTR Datasheet HTML 4Page - Ramtron International Corporation FM24CL32-GTR Datasheet HTML 5Page - Ramtron International Corporation FM24CL32-GTR Datasheet HTML 6Page - Ramtron International Corporation FM24CL32-GTR Datasheet HTML 7Page - Ramtron International Corporation FM24CL32-GTR Datasheet HTML 8Page - Ramtron International Corporation FM24CL32-GTR Datasheet HTML 9Page - Ramtron International Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
FM24CL32
Rev. 1.0
May 2009
Page 5 of 12
Figure 4. Slave Address
Addressing Overview
After the FM24CL32 (as receiver) acknowledges the
device address, the master can place the memory
address on the bus for a write operation. The address
requires two bytes. The first is the MSB. Since the
device uses only 12 address bits, the value of the
upper four bits are “don’t care”. Following the MSB
is the LSB with the remaining eight address bits. The
address value is latched internally. Each access
causes the latched address value to be incremented
automatically. The current address is the value that is
held in the latch -- either a newly written value or the
address following the last access. The current address
will be held for as long as power remains or until a
new value is written. Reads always use the current
address. A random read address can be loaded by
beginning a write operation as explained below.
After transmission of each data byte, just prior to the
acknowledge, the FM24CL32 increments the internal
address latch. This allows the next sequential byte to
be accessed with no additional addressing. After the
last address (FFFh) is reached, the address latch will
roll over to 0000h. There is no limit to the number of
bytes that can be accessed with a single read or write
operation.
Data Transfer
After the address information has been transmitted,
data transfer between the bus master and the
FM24CL32 can begin. For a read operation the
FM24CL32 will place 8 data bits on the bus then wait
for an acknowledge
from the
master. If the
acknowledge occurs, the FM24CL32 will transfer the
next sequential byte. If the acknowledge is not sent,
the FM24CL32 will end the read operation. For a
write operation, the FM24CL32 will accept 8 data
bits from the master then send an acknowledge. All
data transfer occurs MSB (most significant bit) first.
Memory Operation
The FM24CL32 is designed to operate in a manner
very similar to other 2-wire interface memory
products. The major differences result from the
higher performance write capability of F-RAM
technology. These improvements result in some
differences between the FM24CL32 and a similar
configuration
EEPROM
during
writes.
The
complete operation for both writes and reads is
explained below.
Write Operation
All writes begin with a device address, then a
memory address. The bus master indicates a write
operation by setting the LSB of the device address
to a 0. After addressing, the bus master sends each
byte of data to the memory and the memory
generates an acknowledge condition. Any number of
sequential bytes may be written. If the end of the
address range is reached internally, the address
counter will wrap from FFFh to 0000h.
Unlike other nonvolatile memory technologies,
there is no effective write delay with F-RAM. Since
the read and write access times of the underlying
memory are the same, the user experiences no delay
through the bus. The entire memory cycle occurs in
less time than a single bus clock. Therefore, any
operation including read
or
write
can occur
immediately
following
a
write.
Acknowledge
polling, a technique used with EEPROMs to
determine if a write is complete is unnecessary and
will always return a ready condition.
Internally, an actual memory write occurs after the
8
th data bit is transferred. It will be complete before
the acknowledge is sent. Therefore, if the user
desires to abort a write without altering the memory
contents, this should be done using start or stop
condition prior to the 8
th data bit. The FM24CL32
uses no page buffering.
The memory array can be write protected using the
WP pin. Setting the WP pin to a high condition
(VDD)
will
write-protect
all
addresses.
The
FM24CL32 will not acknowledge data bytes that are
written to protected addresses. In addition, the
address counter will not increment if writes are
attempted to these addresses. Setting WP to a low
state (VSS) will deactivate this feature. WP is pulled
down internally.
Figure 5 below illustrates both a single-byte and
multiple-write.
1
01
0
A2
R/W
Slave ID
765
4
3
2
1
0
A1
A0
Device Select


同様の部品番号 - FM24CL32-GTR

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM24CL04 ETC-FM24CL04 Datasheet
119Kb / 12P
   4Kb FRAM Serial Memory
logo
Ramtron International C...
FM24CL04 RAMTRON-FM24CL04 Datasheet
116Kb / 11P
   4Kb FRAM Serial Memory
FM24CL04-G RAMTRON-FM24CL04-G Datasheet
116Kb / 11P
   4Kb FRAM Serial Memory
logo
List of Unclassifed Man...
FM24CL04-S ETC-FM24CL04-S Datasheet
119Kb / 12P
   4Kb FRAM Serial Memory
logo
Ramtron International C...
FM24CL04-S RAMTRON-FM24CL04-S Datasheet
116Kb / 11P
   4Kb FRAM Serial Memory
More results

同様の説明 - FM24CL32-GTR

メーカー部品番号データシート部品情報
logo
Ramtron International C...
FM25V02 RAMTRON-FM25V02 Datasheet
343Kb / 17P
   256Kb Serial 3V F-RAM Memory
FM25V10 RAMTRON-FM25V10 Datasheet
333Kb / 16P
   1Mb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM24CL64B CYPRESS-FM24CL64B Datasheet
354Kb / 13P
   64Kb Serial 3V F-RAM Memory
FM24V01 CYPRESS-FM24V01 Datasheet
378Kb / 14P
   128Kb Serial 3V F-RAM Memory
FM24V02 CYPRESS-FM24V02 Datasheet
401Kb / 16P
   256Kb Serial 3V F-RAM Memory
FM25L16B CYPRESS-FM25L16B Datasheet
473Kb / 14P
   16Kb Serial 3V F-RAM Memory
FM24CL16B CYPRESS-FM24CL16B_13 Datasheet
364Kb / 14P
   16Kb Serial 3V F-RAM Memory
FM25H20 CYPRESS-FM25H20 Datasheet
438Kb / 16P
   2Mb Serial 3V F-RAM Memory
FM25V01 CYPRESS-FM25V01 Datasheet
471Kb / 18P
   128Kb Serial 3V F-RAM Memory
logo
Ramtron International C...
FM24V02 RAMTRON-FM24V02 Datasheet
200Kb / 15P
   256Kb Serial 3V F-RAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com