 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
ATXMEGA128A1-AU データシート(PDF) 42 Page - ATMEL Corporation |
|
||||||||||||||||||||||||||||||
ATXMEGA128A1-AU データシート(HTML) 42 Page - ATMEL Corporation |
|
|
42 / 99 page  42 8067I–AVR–04/09 XMEGA A1 Figure 24-1. ADC overview Each ADC has four MUX selection registers with a corresponding result register. This means that four channels can be sampled within 1.5 µs without any intervention by the application other than starting the conversion. The results will be available in the result registers. The ADC may be configured for 8- or 12-bit result, reducing the minimum conversion time (prop- agation delay) from 3.5 µs for 12-bit to 2.5 µs for 8-bit result. ADC conversion results are provided left- or right adjusted with optional ‘1’ or ‘0’ padding. This eases calculation when the result is represented as a signed integer (signed 16-bit number). PORTA and PORTB each has one ADC. Notation of these peripherals are ADCA and ADCB, respectively. ADC Channel A Register Channel B Register Channel C Register Channel D Register 1-64 X Channel A MUX selection Channel B MUX selection Channel C MUX selection Channel D MUX selection Event Trigger Configuration Reference selection |
同様の部品番号 - ATXMEGA128A1-AU |
|
同様の説明 - ATXMEGA128A1-AU |
|
|
リンク URL |
| プライバシーポリシー |
| ALLDATASHEET.JP |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
