データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74ABT821D データシート(PDF) 1 Page - NXP Semiconductors

部品番号 74ABT821D
部品情報  10-bit D-type flip-flop; positive-edge trigger; 3-state
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

74ABT821D データシート(HTML) 1 Page - NXP Semiconductors

  74ABT821D Datasheet HTML 1Page - NXP Semiconductors 74ABT821D Datasheet HTML 2Page - NXP Semiconductors 74ABT821D Datasheet HTML 3Page - NXP Semiconductors 74ABT821D Datasheet HTML 4Page - NXP Semiconductors 74ABT821D Datasheet HTML 5Page - NXP Semiconductors 74ABT821D Datasheet HTML 6Page - NXP Semiconductors 74ABT821D Datasheet HTML 7Page - NXP Semiconductors 74ABT821D Datasheet HTML 8Page - NXP Semiconductors 74ABT821D Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 16 page
background image
1.
General description
The 74ABT821 high-performance BiCMOS device combines low static and dynamic
power dissipation with high speed and high output drive.
The 74ABT821 bus interface register is designed to eliminate the extra packages required
to buffer existing registers and provide extra data width for wider data/address paths of
buses carrying parity.
The 74ABT821 is a buffered 10-bit wide version of the 74ABT374A.
The 74ABT821 is a 10-bit, edge-triggered register coupled to ten 3-state output buffers.
The device is controlled by the clock (CP) and output enable (OE) control gates.
The register is fully edge triggered. The state of each D input, one set-up time before the
LOW-to-HIGH clock transition is transferred to the corresponding output Q of the flip-flop.
The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS
memories, or MOS microprocessors.
The active LOW output enable (OE) controls all ten 3-state buffers independent of the
register operation. When OE is LOW, the data in the register appears at the outputs.
When OE is HIGH, the outputs are in high-impedance OFF-state, which means they will
neither drive nor load the bus.
2.
Features and benefits
I High-speed parallel registers with positive-edge triggered D-type flip-flops
I Ideal where high speed, light loading, or increased fan-in are required with MOS
microprocessors
I Output capability: +64 mA and −32 mA
I Power-on 3-state
I Power-on reset
I Latch-up protection exceeds 500 mA per JESD78B class II level A
I ESD protection:
N HBM JESD22-A114F exceeds 2000 V
N MM JESD22-A115-A exceeds 200 V
74ABT821
10-bit D-type flip-flop; positive-edge trigger; 3-state
Rev. 03 — 25 February 2010
Product data sheet


同様の部品番号 - 74ABT821D

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74ABT821D PHILIPS-74ABT821D Datasheet
69Kb / 6P
   10-bit D-type flip-flop; positive-edge trigger 3-State
1995 Sep 06
74ABT821DB PHILIPS-74ABT821DB Datasheet
69Kb / 6P
   10-bit D-type flip-flop; positive-edge trigger 3-State
1995 Sep 06
More results

同様の説明 - 74ABT821D

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74ABT821 PHILIPS-74ABT821 Datasheet
69Kb / 6P
   10-bit D-type flip-flop; positive-edge trigger 3-State
1995 Sep 06
MB2821 PHILIPS-MB2821 Datasheet
112Kb / 9P
   Dual 10-bit D-type flip-flop; positive-edge trigger 3-State
August 24, 1993
74ABT16374B PHILIPS-74ABT16374B Datasheet
86Kb / 10P
   16-bit D-type flip-flop; positive-edge trigger 3-State
1998 Feb 27
74LV574 PHILIPS-74LV574 Datasheet
121Kb / 12P
   Octal D-type flip-flop; positive edge-trigger 3-State
1998 Jun 10
74HC173 PHILIPS-74HC173 Datasheet
69Kb / 10P
   Quad D-type flip-flop; positive-edge trigger; 3-state
December 1990
74ALVC374 NXP-74ALVC374 Datasheet
98Kb / 17P
   Octal D-type flip-flop; positive-edge trigger; 3-state
Rev. 02-17 October 2007
74HC173D PHILIPS-74HC173D Datasheet
46Kb / 3P
   Quad D-type flip-flop; positive-edge trigger; 3-state
logo
Nexperia B.V. All right...
74HCT374 NEXPERIA-74HCT374 Datasheet
259Kb / 15P
   Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 5 - 7 September 2021
74HC574 NEXPERIA-74HC574 Datasheet
289Kb / 17P
   Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 9 - 20 October 2022
logo
NXP Semiconductors
74ALVC574 NXP-74ALVC574 Datasheet
99Kb / 17P
   Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 02-8 November 2007
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com