データシートサーチシステム |
|
ISL12023 データシート(PDF) 11 Page - Intersil Corporation |
|
ISL12023 データシート(HTML) 11 Page - Intersil Corporation |
11 / 28 page 11 FN6682.2 June 24, 2009 General Purpose User SRAM The ISL12023 provides 128 bytes of user SRAM. The SRAM will continue to operate in battery-backup mode. However, it should be noted that the I2C bus is disabled in battery-backup mode. I2C Serial Interface The ISL12023 has an I2C serial bus interface that provides access to the control and status registers and the user SRAM. The I2C serial interface is compatible with other industry I2C serial bus protocols using a bi-directional data signal (SDA) and a clock signal (SCL). Oscillator Compensation The ISL12023 provides both initial timing correction and temperature correction due to variation of the crystal oscillator. Analog and digital trimming control is provided for initial adjustment, and a temperature compensation function is provided to automatically correct for temperature drift of the crystal. Initial values are preset and recalled on initial power-up for the Initial AT and DT settings (IATR, IDTR), temperature coefficient (ALPHA), crystal capacitance (BETA), and the crystal turnover temperature (XTO). These initial values are typical of units available on the market, although the user may program specific values after testing for best accuracy. The function can be enabled/disabled at any time and can be used in battery mode as well. Register Descriptions The battery-backed registers are accessible following a slave byte of “1101111x” and reads or writes to addresses [00h:2Fh]. The defined addresses and default values are described in the Table 1. The battery backed general purpose SRAM has a different slave address (1010111x), so it is not possible to read/write that section of memory while accessing the registers. REGISTER ACCESS The contents of the registers can be modified by performing a byte or a page write operation directly to any register address. The registers are divided into 8 sections. They are: 1. Real Time Clock (7 bytes): Address 00h to 06h. 2. Control and Status (13 bytes): Address 07h to 0Fh and 2Ah to 2Dh. 3. Alarm (6 bytes): Address 10h to 15h. 4. Time Stamp for Battery Status (5 bytes): Address 16h to 1Ah. 5. Time Stamp for VDD Status (5 bytes): Address 1Bh to 1Fh. 6. Daylight Saving Time (8 bytes): 20h to 27h. 7. Temperature (2 bytes): 28h to 29h 8. Crystal Net PPM Correction, NPPM (2 bytes): 2Ah, 2Bh 9. Crystal Turnover Temperature, XT0 (1 byte): 2Ch 10. Crystal ALPHA at high temperature, ALPHA_H (1 byte): 2Dh 11. Scratch Pad (2 bytes): Address 2Eh and 2Fh Write capability is allowable into the RTC registers (00h to 06h) only when the WRTC bit (bit 6 of address 08h) is set to “1”. A multi-byte read or write operation should be limited to one section per operation for best RTC time keeping performance. When the previous ddress is 2Fh, the next address will wrap around to 00h. A register can be read by performing a random read at any address at any time. This returns the contents of that register location. Additional registers are read by performing a sequential read. For the RTC and Alarm registers, the read instruction latches all clock registers into a buffer, so an update of the clock does not change the time being read. At the end of a read, the master supplies a stop condition to end the operation and free the bus. After a read, the address remains at the previous address +1 so the user can execute a current address read and continue reading the next register. It is not necessary to set the WRTC bit prior to writing into the control and status, alarm, and user SRAM registers. TABLE 1. REGISTER MEMORY MAP ADDR. SECTION REG NAME BIT RANGE DEFAULT 7 6 5 4 321 0 00h RTC SC 0 SC22 SC21 SC20 SC13 SC12 SC11 SC10 0 to 59 00h 01h MN 0 MN22 MN21 MN20 MN13 MN12 MN11 MN10 0 to 59 00h 02h HR MIL 0 HR21 HR20 HR13 HR12 HR11 HR10 0 to 23 00h 03h DT 0 0 DT21 DT20 DT13 DT12 DT11 DT10 1 to 31 01h 04h MO 0 0 0 MO20 MO13 MO12 MO11 MO10 1 to 12 01h 05h YR YR23 YR22 YR21 YR20 YR13 YR12 YR11 YR10 0 to 99 00h 06h DW 0 0 0 0 0 DW2 DW1 DW0 0 to 6 00h ISL12023 |
同様の部品番号 - ISL12023 |
|
同様の説明 - ISL12023 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |