データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD21462WBBZ3 データシート(PDF) 10 Page - Analog Devices

部品番号 AD21462WBBZ3
部品情報  SHARC Processor material that is subject to change without notice
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD21462WBBZ3 データシート(HTML) 10 Page - Analog Devices

Back Button AD21462WBBZ3 Datasheet HTML 6Page - Analog Devices AD21462WBBZ3 Datasheet HTML 7Page - Analog Devices AD21462WBBZ3 Datasheet HTML 8Page - Analog Devices AD21462WBBZ3 Datasheet HTML 9Page - Analog Devices AD21462WBBZ3 Datasheet HTML 10Page - Analog Devices AD21462WBBZ3 Datasheet HTML 11Page - Analog Devices AD21462WBBZ3 Datasheet HTML 12Page - Analog Devices AD21462WBBZ3 Datasheet HTML 13Page - Analog Devices AD21462WBBZ3 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 60 page
background image
Rev. PrA
|
Page 10 of 60
|
November 2008
ADSP-21462W/ADSP-21465W/ADSP-21467
Preliminary Technical Data
chronous sample rate conversion across independent stereo
channels, without using internal processor resources. The four
SRC blocks can also be configured to operate together to con-
vert multichannel audio data without phase mismatches.
Finally, the ASRC can be used to clean up audio data from jit-
tery clock sources such as the S/PDIF receiver.
Digital Transmission Content Protection
The DTCP specification defines a cryptographic protocol for
protecting audio entertainment content from illegal copying,
intercepting, and tampering as it traverses high performance
digital buses, such as the IEEE 1394 standard. Only legitimate
entertainment content delivered to a source device via another
approved copy protection system (such as the DVD content
scrambling system) will be protected by this copy protection
system. This feature is available on the ADSP-21462W and
ADSP-21465W processors only. Licensing through DTLA is
required for these products. Visit www.dtcp.com for more
information.
Digital Peripheral Interface (DPI)
The digital peripheral interface provides connections to two
serial peripheral interface ports (SPI), one universal asynchro-
nous receiver-transmitter (UART), 12 flags, a 2-wire interface
(TWI), and two general-purpose timers.
Serial Peripheral (Compatible) Interface
The ADSP-2146x SHARC processors contain two serial periph-
eral interface ports (SPIs). The SPI is an industry-standard
synchronous serial link, enabling the SPI-compatible port to
communicate with other SPI compatible devices. The SPI con-
sists of two data pins, one device select pin, and one clock pin. It
is a full-duplex synchronous serial interface, supporting both
master and slave modes. The SPI port can operate in a multi-
master environment by interfacing with up to four other SPI-
compatible devices, either acting as a master or slave device. The
SPI-compatible peripheral implementation also features pro-
grammable baud rate and clock phase and polarities. The SPI-
compatible port uses open drain drivers to support a multimas-
ter configuration and to avoid data contention.
UART Port
The processors provide a full-duplex Universal Asynchronous
Receiver/Transmitter (UART) port, which is fully compatible
with PC-standard UARTs. The UART port provides a simpli-
fied UART interface to other peripherals or hosts, supporting
full-duplex, DMA-supported, asynchronous transfers of serial
data. The UART also has multiprocessor communication capa-
bility using 9-bit address detection. This allows it to be used in
multidrop networks through the RS-485 data interface stan-
dard. The UART port also includes support for 5 to 8 data bits, 1
or 2 stop bits, and none, even, or odd parity. The UART port
supports two modes of operation:
• PIO (programmed I/O) – The processor sends or receives
data by writing or reading I/O-mapped UART registers.
The data is double-buffered on both transmit and receive.
• DMA (direct memory access) – The DMA controller trans-
fers both transmit and receive data. This reduces the
number and frequency of interrupts required to transfer
data to and from memory. The UART has two dedicated
DMA channels, one for transmit and one for receive. These
DMA channels have lower default priority than most DMA
channels because of their relatively low service rates.
The UART port's baud rate, serial data format, error code gen-
eration and status, and interrupts are programmable:
• Supporting bit rates ranging from (fPCLK/ 1,048,576) to
(fPCLK/16) bits per second.
• Supporting data formats from 7 to 12 bits per frame.
• Both transmit and receive operations can be configured to
generate maskable interrupts to the processor.
In conjunction with the general-purpose timer functions, auto-
baud detection is supported.
Timers
The ADSP-21462W/ADSP-21465W/ADSP-21467 has a total of
three timers: a core timer that can generate periodic software
interrupts and two general purpose timers that can generate
periodic interrupts and be independently set to operate in one
of three modes:
•Pulse waveform generation mode
•Pulse width count/capture mode
• External event watchdog mode
The core timer can be configured to use FLAG3 as a timer
expired signal, and each general-purpose timer has one bidirec-
tional pin and four registers that implement its mode of
operation: a 6-bit configuration register, a 32-bit count register,
a 32-bit period register, and a 32-bit pulse width register. A sin-
gle control and status register enables or disables both general-
purpose timers independently.
2-Wire Interface Port (TWI)
The TWI is a bidirectional 2-wire, serial bus used to move 8-bit
data while maintaining compliance with the I2C bus protocol.
The TWI master incorporates the following features:
• 7-bit addressing
• Simultaneous master and slave operation on multiple
device systems with support for multi master data
arbitration
• Digital filtering and timed event processing
• 100 kbps and 400 kbps data rates
• Low interrupt rate
Pulse-Width Modulation
The PWM module is a flexible, programmable, PWM waveform
generator that can be programmed to generate the required
switching patterns for various applications related to motor and
engine control or audio power control. The PWM generator can
generate either center-aligned or edge-aligned PWM wave-
forms. In addition, it can generate complementary signals on


同様の部品番号 - AD21462WBBZ3

メーカー部品番号データシート部品情報
logo
Vanlong Technology Co.,...
AD2140F60DCA VANLONG-AD2140F60DCA Datasheet
48Kb / 1P
   Small and light size
AD2140F60HCA VANLONG-AD2140F60HCA Datasheet
48Kb / 1P
   Small and light size
logo
Analog Devices
AD21477WYCPZ1XX AD-AD21477WYCPZ1XX Datasheet
1Mb / 76P
   SHARC Processor
REV. B
AD21477WYSWZ1AXX AD-AD21477WYSWZ1AXX Datasheet
1Mb / 76P
   SHARC Processor
REV. B
AD21478WYCPZ1XX AD-AD21478WYCPZ1XX Datasheet
1Mb / 76P
   SHARC Processor
REV. B
More results

同様の説明 - AD21462WBBZ3

メーカー部品番号データシート部品情報
logo
Analog Devices
ADSP-21469 AD-ADSP-21469 Datasheet
1Mb / 56P
   SHARC Processor material that is subject to change without notice
Rev. PrB
logo
Japan Display Inc.
LPM013M091A DATAMODUL-LPM013M091A Datasheet
3Mb / 50P
   This specification is subject to change without prior notice
logo
Hammond Manufacturing L...
1418JF9 HAMMOND-1418JF9 Datasheet
150Kb / 1P
   Data subject to change without notice
1418JL9 HAMMOND-1418JL9 Datasheet
155Kb / 1P
   Data subject to change without notice
1436A HAMMOND-1436A Datasheet
138Kb / 1P
   Data subject to change without notice
1438B HAMMOND-1438B Datasheet
153Kb / 1P
   Data subject to change without notice
1438S HAMMOND-1438S Datasheet
152Kb / 1P
   Data subject to change without notice
1418JC7 HAMMOND-1418JC7 Datasheet
154Kb / 1P
   DATA SUBJECT TO CHANGE WITHOUT NOTICE
1418JD9 HAMMOND-1418JD9 Datasheet
147Kb / 1P
   DATA SUBJECT TO CHANGE WITHOUT NOTICE
EJ444 HAMMOND-EJ444 Datasheet
134Kb / 1P
   Data subject to change without notice
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com