データシートサーチシステム |
|
MC1323X データシート(PDF) 9 Page - Freescale Semiconductor, Inc |
|
MC1323X データシート(HTML) 9 Page - Freescale Semiconductor, Inc |
9 / 36 page MC1323x Advance Information, Rev. 1.2 Freescale Semiconductor 9 3.4 Unique Partial Power Down (PPD) or “Listen” Receive Mode The MC1323x provides a unique Partial Power Down receive (PPD_RX) mode. When this mode is selected: • Whenever a receive cycle is initiated, the receiver is not turned fully on to save current until receive energy of a preset level is detected • The receiver will turn fully on only when triggered by energy at the preset level, and then receives the expected frame. The full-on state is the same as the standard receive state • The preset level can be programmed for various RX input power levels Use of the PPD_RX mode provides two distinct advantages: 1. Reduced “listen” mode current - The receive current is significantly reduced while waiting for a frame. If a node is a coordinator, router, or gateway and it spends a significant percentage of its RF-active time waiting for incoming frames from clients or other devices, the net power savings can be significant. 2. Reduced sensitivity as a desired effect - The PPD_RX mode provides different levels of reduced sensitivity. If a node operates in a densely populated area, it may be desirable to de-sensitize the receiver such that the device does not respond to incoming frames with an energy level below the desired threshold. This could be useful for security, net efficiency, reduced noise triggering and many other purposes. 4 HCS08 8-Bit Central Processing Unit (CPU) The onboard CPU is a 32 MHz 8-bit HCS08 core. It executes a super set of the 68HC08 instruction set with added BGND instructions. The HCS08 CPU is fully source and object code compatible with the M68HC08 CPU. Several instructions and enhanced addressing modes are added to improve C compiler efficiency and to support a new background debug system. It has an 8-bit data bus, a 16-bit address bus and a 2-stage instruction pipe that facilitates the overlapping of instruction fetching and execution. There are 29 vectors for internal interrupt sources and one vector for an external interrupt pin. The debug or BDM module provides a serial one-wire interface for non-intrusive debugging of application programs. Features of the HCS08 CPU include: • Object code fully upward-compatible with M68HC05 and M68HC08 Families • 64-KB CPU address space with banked memory management unit for greater than 64 KB • 16-bit stack pointer (any size stack anywhere in 64-KB CPU address space) • 16-bit index register (H:X) with powerful indexed addressing modes • 8-bit accumulator (A) • Many instructions treat X as a second general-purpose 8-bit register • Seven addressing modes: — Inherent — Operands in internal registers — Relative — 8-bit signed offset to branch destination — Immediate — Operand in next object code byte(s) |
同様の部品番号 - MC1323X |
|
同様の説明 - MC1323X |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |