データシートサーチシステム |
|
STK12C68-SF25TR データシート(PDF) 10 Page - Cypress Semiconductor |
|
STK12C68-SF25TR データシート(HTML) 10 Page - Cypress Semiconductor |
10 / 24 page STK12C68 Document Number: 001-51027 Rev. *C Page 10 of 24 AC Switching Characteristics SRAM Read Cycle Parameter Description 25 ns 35 ns 45 ns Unit Min Max Min Max Min Max Cypress Parameter Alt tACE tELQV Chip Enable Access Time 25 35 45 ns tRC [7] tAVAV, tELEH Read Cycle Time 25 35 45 ns tAA [8] tAVQV Address Access Time 25 35 45 ns tDOE tGLQV Output Enable to Data Valid 10 15 20 ns tOHA [8] tAXQX Output Hold After Address Change 5 5 5 ns tLZCE [9] tELQX Chip Enable to Output Active 5 5 5 ns tHZCE [9] tEHQZ Chip Disable to Output Inactive 10 10 12 ns tLZOE [9] tGLQX Output Enable to Output Active 0 0 0 ns tHZOE [9] tGHQZ Output Disable to Output Inactive 10 10 12 ns tPU [6] tELICCH Chip Enable to Power Active 0 0 0 ns tPD [6] tEHICCL Chip Disable to Power Standby 25 35 45 ns Switching Waveforms Figure 7. SRAM Read Cycle 1: Address Controlled [7, 8] Figure 8. SRAM Read Cycle 2: CE and OE Controlled [7] [+] Feedback |
同様の部品番号 - STK12C68-SF25TR |
|
同様の説明 - STK12C68-SF25TR |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |