データシートサーチシステム |
|
DAC1008D650_1012 データシート(PDF) 11 Page - NXP Semiconductors |
|
DAC1008D650_1012 データシート(HTML) 11 Page - NXP Semiconductors |
11 / 98 page DAC1008D650 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 2 — 17 December 2010 11 of 98 NXP Semiconductors DAC1008D650 2 ×, 4× or 8× interpolating DAC with JESD204A [1] D = guaranteed by design; C = guaranteed by characterization; I = 100 % industrially tested. [2] Delay between the deassertion of bits FORCE_RESET_FCLK and FORCE_RESET_DCLK and the deassertion of the sync signal. It reflects the delay required by DAC1008D650 to lock to a JESD204A stream. It supposes that the TX is already transmitting K28.5 characters in error-free conditions. [3] CLKINP/CLKINN inputs are at differential LVDS levels. An external termination resistor with a value of between 80 Ω and 120 Ω (see Figure 15) should be connected across the pins. [4] |V gpd| represents the ground potential difference voltage. This is the voltage that results from current flowing through the finite resistance and the inductance between the receiver and the driver circuit ground voltage. [5] Vin_p and Vin_n inputs are differential CML inputs. They are terminated internally to Vtt via 50 Ω (see Figure 4). [6] SYNC_OUTP/SYNC_OUTN outputs are differential LVDS outputs. They must be terminated by a resistor with a value of between 80 Ω and 120 Ω. [7] IMD3 rejection with −6 dBFS/tone. 10. Application information 10.1 General description The DAC1008D650 is a dual 10-bit DAC operating up to 650 Msps. With a maximum input data rate of up to 312.5 Msps and a maximum output sampling rate of 650 Msps, the DAC1008D650 allows more flexibility for wide bandwidth and multi-carrier systems. Combined with its quadrature modulator and 32-bit NCO, the DAC1008D650 simplifies the frequency selection of the system. This is also possible because of the 2 ×, 4× or 8× interpolation filters which remove undesired images. DAC1008D650 supports the following JESD204A key features: • 10-bit/8-bit decoding • Code group synchronization • inter-lane alignment • 1+x14 +x15 scrambling polynomial • Character replacement • TX/RX synchronization management via SYNC signals • Multiple Converter Device Alignment-Multiple Lanes (MCDA-ML) device DAC1008D650 can be interfaced with any logic device that features high-speed SERDES functionality. This macro is now widely available in FPGA from different vendors. Standalone SERDES ICs can also be used. To enhance the intrinsic board layout simplification of the JESD204A standard, NXP includes polarity swapping for each of the lanes and additionally offers lane swapping. Each physical lane can be configured logically as lane0, lane1, lane2 or lane3. NSD noise spectral density fs =640 Msps; 4 × interpolation; fo = 133 MHz at 0 dBFS I- −145 - dBm/Hz Table 5. Characteristics …continued VDDA(1V8) =VDDD = 1.7 V to 1.9 V; VDDA(3V3) = 3.13 V to 3.47 V; AGND and GND are shorted together; Tamb = −40 °C to +85 °C; typical values measured at V DDA(1V8) =VDDD =1.8 V; VDDA(3V3) =3.3 V; Tamb =+25 °C; RL =50 Ω; IO(fs) =20mA; maximum sample rate; PLL off unless otherwise specified. Symbol Parameter Conditions Test[1] Min Typ Max Unit |
同様の部品番号 - DAC1008D650_1012 |
|
同様の説明 - DAC1008D650_1012 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |