データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD5621BKSZ-REEL7 データシート(PDF) 6 Page - Analog Devices

部品番号 AD5621BKSZ-REEL7
部品情報  2.7 V to 5.5 V, <100 關A, 8-/10-/12-Bit nanoDAC
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD5621BKSZ-REEL7 データシート(HTML) 6 Page - Analog Devices

Back Button AD5621BKSZ-REEL7 Datasheet HTML 2Page - Analog Devices AD5621BKSZ-REEL7 Datasheet HTML 3Page - Analog Devices AD5621BKSZ-REEL7 Datasheet HTML 4Page - Analog Devices AD5621BKSZ-REEL7 Datasheet HTML 5Page - Analog Devices AD5621BKSZ-REEL7 Datasheet HTML 6Page - Analog Devices AD5621BKSZ-REEL7 Datasheet HTML 7Page - Analog Devices AD5621BKSZ-REEL7 Datasheet HTML 8Page - Analog Devices AD5621BKSZ-REEL7 Datasheet HTML 9Page - Analog Devices AD5621BKSZ-REEL7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
AD5601/AD5611/AD5621
Data Sheet
Rev. F | Page 6 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 3. 6-Lead SC70 Pin Configuration
Figure 4. 6-Lead LFCSP Pin Configuration
Table 5. Pin Function Descriptions
SC70
Pin No.
LFCSP
Pin No.
Mnemonic
Description
1
4
SYNC
Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input
data. When SYNC goes low, it enables the input shift register, and data is transferred in on the falling
edges of the clocks that follow. The DAC is updated following the 16th clock cycle, unless SYNC is
taken high before this edge, in which case the rising edge of SYNC acts as an interrupt and the write
sequence is ignored by the DAC.
2
2
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock
input. Data can be transferred at rates up to 30 MHz.
3
3
SDIN
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling
edge of the serial clock input.
4
1
VDD
Power Supply Input. The AD5601/AD5611/AD5621 can be operated from 2.7 V to 5.5 V. VDD should be
decoupled to GND.
5
5
GND
Ground. Ground reference point for all circuitry on the AD5601/AD5611/AD5621.
6
6
VOUT
Analog Output Voltage from the DAC. The output amplifier has rail-to-rail operation.
EP
Exposed Pad. Connect to GND.
AD5601/
AD5611/
AD5621
TOP VIEW
(Not to Scale)
VOUT
SYNC 16
GND
SCLK 25
SDIN
VDD
34
1
VDD
3
SDIN
2
SCLK
NOTES:
1. CONNECT THE EXPOSED PAD TO GND.
6VOUT
5GND
4SYNC
TOP VIEW
(Not to Scale)
AD5601/
AD5611/
AD5621


同様の部品番号 - AD5621BKSZ-REEL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD5621BKSZ-REEL7 AD-AD5621BKSZ-REEL7 Datasheet
466Kb / 24P
   2.7 V to 5.5 V, <100 關A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Rev. G
AD5621BKSZ-REEL7 AD-AD5621BKSZ-REEL7 Datasheet
577Kb / 21P
   8-/10-/12-Bit nanoDAC, SPI Interface
More results

同様の説明 - AD5621BKSZ-REEL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD5621AKSZ AD-AD5621AKSZ Datasheet
466Kb / 24P
   2.7 V to 5.5 V, <100 關A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Rev. G
AD5601 AD-AD5601_13 Datasheet
466Kb / 24P
   2.7 V to 5.5 V, <100 關A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Rev. G
AD5601 AD-AD5601 Datasheet
599Kb / 20P
   2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package
Rev. PrC
AD5601 AD-AD5601_15 Datasheet
466Kb / 24P
   2.7 V to 5.5 V, 100 A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Rev. G
AD5611 AD-AD5611_15 Datasheet
466Kb / 24P
   2.7 V to 5.5 V, 100 A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Rev. G
AD5621 AD-AD5621_15 Datasheet
466Kb / 24P
   2.7 V to 5.5 V, 100 A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70
Rev. G
AD5602 AD-AD5602 Datasheet
563Kb / 24P
   2.7 V to 5.5 V, <100 uA, 8-/10-/12-Bit nanoDACs with
REV. B
logo
Texas Instruments
TLV5629IPWG4 TI1-TLV5629IPWG4 Datasheet
915Kb / 22P
[Old version datasheet]   8-CHANNEL, 12-/10-/8-BIT, 2.7-V TO 5.5-V LOW POWER
logo
Analog Devices
AD5641 AD-AD5641 Datasheet
572Kb / 20P
   2.7 V to 5.5 V, <100 uA, 14-Bit nanoDAC D/A in SC70 Package
Rev. PrC
AD5663 AD-AD5663_15 Datasheet
725Kb / 24P
   2.7 V to 5.5 V, 250 A, Rail-to-Rail Output, Dual 16-Bit nanoDAC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com