データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD1852JRS データシート(PDF) 5 Page - Analog Devices

部品番号 AD1852JRS
部品情報  Stereo, 24-Bit, 192 kHz Multibit DAC
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD1852JRS データシート(HTML) 5 Page - Analog Devices

  AD1852JRS Datasheet HTML 1Page - Analog Devices AD1852JRS Datasheet HTML 2Page - Analog Devices AD1852JRS Datasheet HTML 3Page - Analog Devices AD1852JRS Datasheet HTML 4Page - Analog Devices AD1852JRS Datasheet HTML 5Page - Analog Devices AD1852JRS Datasheet HTML 6Page - Analog Devices AD1852JRS Datasheet HTML 7Page - Analog Devices AD1852JRS Datasheet HTML 8Page - Analog Devices AD1852JRS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
AD1852
–5–
REV. 0
PIN FUNCTION DESCRIPTIONS
Pin
Input/Output
Pin Name
Description
1
I
DGND
Digital Ground.
2
I
MCLK
Master Clock Input. Connect to an external clock source at either 256 FS, 384 FS,
512 FS, 768 FS, or 1024 FS.
3
I
CLATCH
Latch Input for Control Data. This input is rising-edge sensitive.
4
I
CCLK
Control Clock Input for Control Data. Control input data must be valid on the rising
edge of CCLK. CCLK may be continuous or gated.
5
I
CDATA
Serial Control Input, MSB first, containing 16 bits of unsigned data per channel. Used
for specifying channel-specific attenuation and mute.
6
NC
No Connect.
7
I
192/
48
Selects 48 kHz (LO) or 192 kHz Sample Frequency.
8
O
ZEROR
Right Channel Zero Flag Output. This pin goes HI when Right Channel has no signal
input for more than 1024 LR Clock Cycles.
9
I
DEEMP
De-Emphasis. Digital de-emphasis is enabled when this input signal is HI. This is used
to impose a 50
µs/15 µs response characteristic on the output audio spectrum at an
assumed 44.1 kHz sample rate. Curves for 32 kHz and 48 kHz sample rates may be
selected via SPI control register.
10
I
96/
48
Selects 48 kHz (LO) or 96 kHz Sample Frequency.
11, 15
I
AGND
Analog Ground.
12
O
OUTR+
Right Channel Positive Line Level Analog Output.
13
O
OUTR–
Right Channel Negative Line Level Analog Output.
14
O
FILTR
Voltage Reference Filter Capacitor Connection. Bypass and decouple the voltage refer-
ence with parallel 10
µF and 0.1 µF capacitors to the AGND.
16
O
OUTL–
Left Channel Negative Line Level Analog Output.
17
O
OUTL+
Left Channel Positive Line Level Analog Output.
18
I
AVDD
Analog Power Supply. Connect to Analog 5 V Supply.
19
FILTB
Filter Capacitor Connection. Connect 10
µF capacitor to AGND (Pin 15).
20
I
IDPM1
Input Serial Data Port Mode Control One. With IDPM0, defines 1 of 4 serial modes.
21
I
IDPM0
Input Serial Data Port Mode Control Zero. With IDPM1, defines 1 of 4 serial modes.
22
O
ZEROL
Left Channel Zero Flag Output. This pin goes HI when Left Channel has no signal
input for more than 1024 LR Clock Cycles.
23
I
MUTE
Mute. Assert HI to mute both stereo analog outputs. Deassert LO for normal operation.
24
I
RESET
Reset. The AD1852 is reset on the rising edge of this signal. The serial control port
registers are reset to the default values. Connect HI for normal operation.
25
I
L/
RCLK
Left/
Right Clock Input for Input Data. Must run continuously.
26
I
BCLK
Bit Clock Input for Input Data. Need not run continuously; may be gated or used in a
burst fashion.
27
I
SDATA
Serial Input, MSB first, containing two channels of 16, 18, 20, and 24 bits of twos
complement data per channel.
28
I
DVDD
Digital Power Supply Connect to digital 5 V supply.
Table I. Serial Data Input Mode
IDPM1 (Pin 20)
IDPM0 (Pin 21)
Serial Data Input Format
0
0
Right-Justified
01
I
2S-Compatible
1
0
Left-Justified
1
1
DSP


同様の部品番号 - AD1852JRS

メーカー部品番号データシート部品情報
logo
Analog Devices
AD1852JRSZ AD-AD1852JRSZ Datasheet
515Kb / 20P
   Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC
REV. A
AD1852JRSZRL AD-AD1852JRSZRL Datasheet
515Kb / 20P
   Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC
REV. A
More results

同様の説明 - AD1852JRS

メーカー部品番号データシート部品情報
logo
Analog Devices
AD1853JRSZ AD-AD1853JRSZ Datasheet
358Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit  DAC
REV. A
AD1853 AD-AD1853 Datasheet
416Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit DAC
REV. A
AD1853 AD-AD1853_15 Datasheet
358Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit DAC
REV. A
AD1852 AD-AD1852_15 Datasheet
501Kb / 20P
   Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC
REV. A
AD1852JRSZRL AD-AD1852JRSZRL Datasheet
515Kb / 20P
   Stereo, 24-Bit, 192 kHz, Multibit, Sigma-Delta DAC
REV. A
logo
Wolfson Microelectronic...
WM8727 WOLFSON-WM8727 Datasheet
180Kb / 16P
   24 BIT 192 KHZ STEREO DAC
logo
Cirrus Logic
CS4340A CIRRUS-CS4340A_05 Datasheet
695Kb / 21P
   24-Bit, 192 kHz Stereo DAC for Audio
CS4340A CIRRUS-CS4340A Datasheet
628Kb / 20P
   24-Bit, 192 kHz Stereo DAC for Audio?
logo
Analog Devices
AD1855 AD-AD1855 Datasheet
233Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
AD1833A AD-AD1833A Datasheet
687Kb / 20P
   24-Bit, 192 kHz, DAC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com