データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD1855JRSRL データシート(PDF) 5 Page - Analog Devices

部品番号 AD1855JRSRL
部品情報  Stereo, 96 kHz, Multibit DAC
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD1855JRSRL データシート(HTML) 5 Page - Analog Devices

  AD1855JRSRL Datasheet HTML 1Page - Analog Devices AD1855JRSRL Datasheet HTML 2Page - Analog Devices AD1855JRSRL Datasheet HTML 3Page - Analog Devices AD1855JRSRL Datasheet HTML 4Page - Analog Devices AD1855JRSRL Datasheet HTML 5Page - Analog Devices AD1855JRSRL Datasheet HTML 6Page - Analog Devices AD1855JRSRL Datasheet HTML 7Page - Analog Devices AD1855JRSRL Datasheet HTML 8Page - Analog Devices AD1855JRSRL Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 15 page
background image
AD1855
–5–
REV. B
PIN FUNCTION DESCRIPTIONS
Pin
Input/Output
Pin Name
Description
1
I
DGND
Digital Ground.
2
I
MCLK
Master Clock Input. Connect to an external clock source at either 128, 256,
384 or 512 FS , based on sample rate and clock doubler mode.
3
I
CLATCH
Latch input for control data. This input is rising-edge sensitive.
4
I
CCLK
Control clock input for control data. Control input data must be valid on the
rising edge of CCLK. CCLK may be continuous or gated.
5
I
CDATA
Serial control input, MSB first, containing 16 bits of unsigned data per
channel. Used for specifying channel specific attenuation and mute.
6
I
384/
256
Selects the master clock mode as either 384 times the intended sample fre-
quency (HI) or 256 times the intended sample frequency (LO). The state of
this input should be hardwired to logic HI or logic LO, or may be changed
while the AD1855 is in power-down/reset. It must not be changed while the
AD1855 is operational.
7
I
X2MCLK
Selects internal clock doubler (LO) or internal clock = MCLK (HI).
8
O
ZEROR
Right Channel Zero Flag Output. This pin goes HI when Right Channel has
no signal input for more than 1024 LR Clock Cycles.
9
I
DEEMP
De-Emphasis. Digital de-emphasis is enabled when this input signal is HI.
This is used to impose a 50
µs/15 µs response characteristic on the output
audio spectrum at an assumed 44.1 kHz sample rate.
10
I
96/
48
Selects 48 kHz (LO) or 96 kHz Sample Frequency Control.
11, 15
I
AGND
Analog Ground.
12
O
OUTR+
Right Channel Positive line level analog output.
13
O
OUTR–
Right Channel Negative line level analog output.
14
O
FILTR
Voltage Reference Filter Capacitor Connection. Bypass and decouple the
voltage reference with parallel 10
µF and 0.1 µF capacitors to the AGND.
16
O
OUTL–
Left Channel Negative line level analog output.
17
O
OUTL+
Left Channel Positive line level analog output.
18
I
AVDD
Analog Power Supply. Connect to analog +5 V supply.
19
O
FILTB
Filter Capacitor connection, connect 10
µF capacitor to AGND.
20
I
IDPM1
Input serial data port mode control one. With IDPM0, defines one of four
serial modes.
21
I
IDPM0
Input serial data port mode control zero. With IDPM1, defines one of four
serial modes.
22
O
ZEROL
Left Channel Zero Flag output. This pin goes HI when Left Channel has no
signal input for more than 1024 LR Clock Cycles.
23
I
MUTE
Mute. Assert HI to mute both stereo analog outputs. Deassert LO for nor-
mal operation.
24
I
PD/RST
Power-Down/Reset. The AD1855 is placed in a low power consumption
mode when this pin is held LO. The AD1855 is reset on the rising edge of
this signal. The serial control port registers are reset to the default values.
Connect HI for normal operation. A reset should always be performed at
power-on.
25
I
L/
RCLK
Left/
Right clock input for input data. Must run continuously.
26
I
BCLK
Bit clock input for input data. Need not run continuously; may be gated or
used in a burst fashion.
27
I
SDATA
Serial input, MSB first, containing two channels of 16, 18, 20, and 24 bits of
twos complement data per channel.
28
I
DVDD
Digital Power Supply Connect to digital +5 V supply.


同様の部品番号 - AD1855JRSRL

メーカー部品番号データシート部品情報
logo
Analog Devices
AD1855 AD-AD1855_15 Datasheet
234Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
More results

同様の説明 - AD1855JRSRL

メーカー部品番号データシート部品情報
logo
Analog Devices
AD1854 AD-AD1854_15 Datasheet
396Kb / 12P
   Stereo, 96 kHz, Multibit DAC
REV. A
AD1854 AD-AD1854 Datasheet
390Kb / 12P
   Stereo, 96 kHz, Multibit DAC
REV. A
AD1855 AD-AD1855_15 Datasheet
234Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
AD1853JRSZ AD-AD1853JRSZ Datasheet
358Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit  DAC
REV. A
AD1853 AD-AD1853 Datasheet
416Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit DAC
REV. A
AD1853 AD-AD1853_15 Datasheet
358Kb / 16P
   Stereo, 24-Bit, 192 kHz, Multibit DAC
REV. A
AD1852 AD-AD1852 Datasheet
234Kb / 16P
   Stereo, 24-Bit, 192 kHz Multibit DAC
REV. 0
EVAL-AD1871EB AD-EVAL-AD1871EB Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit - ADC
REV. 0
AD1871 AD-AD1871 Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit ADC
REV. 0
EVAL-AD1871EBZ AD-EVAL-AD1871EBZ Datasheet
1Mb / 28P
   Stereo Audio, 24-Bit, 96 kHz, Multibit - ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com