データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD1877JR データシート(PDF) 8 Page - Analog Devices

部品番号 AD1877JR
部品情報  Single-Supply 16-Bit Stereo ADC
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD1877JR データシート(HTML) 8 Page - Analog Devices

Back Button AD1877JR Datasheet HTML 4Page - Analog Devices AD1877JR Datasheet HTML 5Page - Analog Devices AD1877JR Datasheet HTML 6Page - Analog Devices AD1877JR Datasheet HTML 7Page - Analog Devices AD1877JR Datasheet HTML 8Page - Analog Devices AD1877JR Datasheet HTML 9Page - Analog Devices AD1877JR Datasheet HTML 10Page - Analog Devices AD1877JR Datasheet HTML 11Page - Analog Devices AD1877JR Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 18 page
background image
AD1877
REV. A
–8–
The AD1877 also features a power-down mode. It is enabled by
the active LO
RESET Pin 23 (i.e., the AD1877 is in powerdown
mode while
RESET is held LO). The power savings are speci-
fied in the ‘’Specifications’’ section above. The converter is shut
down in the power-down state and will not perform conversions.
The AD1877 will be reset upon leaving the power-down state, and
autocalibration will commence after the
RESET pin goes HI.
Power consumption can be further reduced by slowing down the
master clock input (at the expense of input passband width).
Note that a minimum clock frequency, FCLKIN, is specified for
the AD1877.
Tag Overrange Output
The AD1877 includes a TAG serial output (Pin 27) which is
provided to indicate status on the level of the input voltage. The
TAG output is at TTL compatible logic levels. A pair of unsigned
binary bits are output, synchronous with L
RCK (MSB then
LSB), that indicate whether the current signal being converted
is: more than 1 dB under full scale; within 1 dB under full scale;
within 1 dB over full scale; or more than 1 dB over full scale.
The timing for the TAG output is shown in TPCs 7 through 16.
Note that the TAG bits are not “sticky,” i.e., they are not peak
reading, but rather change with every sample. Decoding of these
two bits is as follows:
TAG Bits
MSB, LSB
Meaning
0
0
More Than 1 dB Under Full Scale
0
1
Within 1 dB Under Full Scale
1
0
Within 1 dB Over Full Scale
1
1
More Than 1 dB Over Full Scale
APPLICATIONS ISSUES
Recommended Input Structure
The AD1877 input structure is single-ended to allow the board
designer to achieve a high level of functional integration. The
very simple recommended input circuit is shown in Figure 2.
Note the 1
µF ac coupling capacitor which allows input level
shifting for 5 V only operation, and for autocalibration to
properly null offsets. The 3 dB point of the single-pole antialias
RC filter is 240 kHz, which results in essentially no attenuation
at 20 kHz. Attenuation at 3 MHz is approximately 22 dB, which
is adequate to suppress FS noise modulation. If the analog inputs
are externally ac coupled, then the 1
µF ac coupling capacitors
shown in Figure 2 are not required.
AD1877
VINR
VINL
LEFT
INPUT
RIGHT
INPUT
300
2.2nF
NPO
1 F
1 F
2.2nF
NPO
300
10
19
Figure 2. Recommended Input Structure for Externally
DC Coupled Inputs
Analog Input Voltage Swing
The single-ended input range of the analog inputs is specified in
relative terms in the “Specifications” section of this data sheet.
The input level at which clipping occurs linearly tracks the voltage
reference level, i.e., if the reference is high relative to the typical
2.25 V, the allowable input range without clipping is corre-
spondingly wider; if the reference is low relative to the typical
2.25 V, the allowable input range is correspondingly narrower.
Thus the maximum input voltage swing can be computed using
the following ratio:
225
31
.(
)
.
(
)
()
()
V
no
al reference voltage
V p p no
al voltage swing
X Volts measured reference voltage
Y Volts
ximum swing without clipping
min
min
ma
=
Layout and Decoupling Considerations
Obtaining the best possible performance from the AD1877
requires close attention to board layout. Adhering to the follow-
ing principles will produce typical values of 92 dB dynamic
range and 90 dB S/(THD+N) in target systems. Schematics and
layout artwork of the AD1877 Evaluation Board, which implement
these recommendations, are available from Analog Devices.
The principles and their rationales are listed below. The first
two pertain to bypassing and are illustrated in Figure 3.
5V
ANALOG
5V
DIGITAL
5V
DIGITAL
AD1877
CAPL2
CAPL1
CLKIN
AGND
AVDD
DVDD1 DGND1 DGND2 DVDD2
470pF
NPO
AGNDL VREFLVREFR AGNDR CAPR2
CAPR1
470pF
NPO
OSCILLATOR
5V
DIGITAL
10nF
470pF
NPO
470pF
NPO
10nF
1 F
4
5
9
15
16
14
13
12
11
20
17
18
25
24
28
0.1 F
1 F
1 F
0.1 F
4.7 F
0.1 F
4.7 F
0.1 F
Figure 3. Recommended Bypassing and Oscillator Circuits
There are two pairs of digital supply pins on opposite sides of
the part (Pins 4 and 5 and Pins 24 and 25). The user should
tie a bypass chip capacitor (10 nF ceramic) in parallel with a
decoupling capacitor (1
µF tantalum) on EACH pair of supply
pins as close to the pins as possible. The traces between these
package pins and the capacitors should be as short and as wide
as possible. This will prevent digital supply current transients
from being inductively transmitted to the inputs of the part.
Use a 0.1
µF chip analog capacitor in parallel with a 1.0 µF
tantalum capacitor from the analog supply (Pin 9) to the analog
ground plane. The trace between this package pin and the
capacitor should be as short and as wide as possible.
The AD1877 should be placed on a split ground plane. The
digital ground plane should be placed under the top end of the
package, and the analog ground plane should be placed under
the bottom end of the package as shown in Figure 4. The split
should be between Pins 8 and 9 and between Pins 20 and 21.


同様の部品番号 - AD1877JR

メーカー部品番号データシート部品情報
logo
Analog Devices
AD1877 AD-AD1877_15 Datasheet
240Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
More results

同様の説明 - AD1877JR

メーカー部品番号データシート部品情報
logo
Analog Devices
AD1870 AD-AD1870_15 Datasheet
282Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1877 AD-AD1877_15 Datasheet
240Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
AD1870 AD-AD1870 Datasheet
276Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. 0
AD1870 AD-AD1870_02 Datasheet
272Kb / 20P
   Single-Supply 16-Bit Stereo ADC
REV. A
logo
Linear Technology
LTC1606 LINER-LTC1606 Datasheet
169Kb / 12P
   16-Bit, 250ksps, Single Supply ADC
LTC1606 LINER-LTC1606_15 Datasheet
205Kb / 16P
   16-Bit, 250ksps, Single Supply ADC
LTC1606 LINER-LTC1606_1 Datasheet
200Kb / 16P
   16-Bit, 250ksps, Single Supply ADC
logo
Asahi Kasei Microsystem...
AK5701 AKM-AK5701 Datasheet
470Kb / 62P
   PLL & MIC-AMP 16-Bit Stereo ADC
logo
Maxim Integrated Produc...
MAX1132 MAXIM-MAX1132 Datasheet
388Kb / 19P
   16-Bit ADC, 200ksps, 5V Single-Supply with Reference
19-2083; Rev 0; 8/01
MAX1132ACAP MAXIM-MAX1132ACAP Datasheet
252Kb / 19P
   16-Bit ADC, 200ksps, 5V Single-Supply with Reference
Rev 0; 8/01
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com