データシートサーチシステム |
|
CS1611 データシート(PDF) 2 Page - Cirrus Logic |
|
CS1611 データシート(HTML) 2 Page - Cirrus Logic |
2 / 17 page CS1610/11/12/13 2 DS929F5 1. INTRODUCTION A typical schematic using the CS1610/11 for flyback applications is shown on the previous page. Startup current is provided from a patent-pending, external high-voltage source-follower network. In addition to providing startup current, this unique topology is integral in providing compatibility with digital dimmers by ensuring VDD power is always available to the IC. During steady-state operation, an auxiliary winding on the boost inductor back-biases the source-follower circuit and provides steady-state operating current to the IC to improve system efficiency. The rectified input voltage is sensed as a current into pin IAC and is used to control the adaptive dimmer compatibility algorithm and extract the phase of the input voltage for output dimming control. During steady-state operation, the external high-voltage, source-follower circuit is source-switched in critical conduction mode (CRM) to boost the input voltage. This allows the boost stage to maintain good power factor, provides dimmer compatibility, reduces bulk capacitor ripple current, and provides a regulated input voltage to the second stage. The output voltage of the CRM boost is sensed by the current into the boost output voltage sense pin (BSTOUT). The quasi- resonant second stage is implemented with peak-current mode primary-side control, which eliminates the need for additional components to provide feedback from the secondary and reduces system cost and complexity. Voltage across an external user-selected resistor is sensed through pin FBSENSE to control the peak current through the second stage inductor. Leading-edge and trailing-edge blanking on pin FBSENSE prevents false triggering. Pin FBAUX is used to sense the second stage inductor demagnetization to ensure quasi-resonant switching of the output stage. When an external negative temperature coefficient (NTC) thermistor is connected to the eOTP pin, the CS1610/11/12/13 monitors the system temperature, allowing the controller to reduce the output current of the system. If the temperature reaches a designated high set point, the IC is shutdown and stops switching. VZ POR + - Voltage Regulator 14 VDD 11 FBSENSE + - 15 FBAUX + - 13 GD 2 IAC DAC + - Peak Control Second Stage ZCD + - Output Open 12 GND OLP + - 16 BSTOUT MUX OCP tLEB Boost ZCD 3 CLAMP VST(th ) VSTP(th ) VOCP(th ) V FB ZCD(th) VOVP(th ) VOLP(th) VPk_Max(th) 9 4 SGND 5 SOURCE + - + - ICONNECT V CONNE CT(th ) VSOURCE(th ) 10 FBGAIN 8 IPK eOTP 15k ADC MUX 15k Iref tFBZCD I CLA MP tBSTZCD ISOURCE + - 1 BSTAUX VFBZCD(th ) VDD VDD Figure 1. CS1610/11/12/13 Block Diagram |
同様の部品番号 - CS1611 |
|
同様の説明 - CS1611 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |