データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7008JP50 データシート(PDF) 5 Page - Analog Devices

部品番号 AD7008JP50
部品情報  CMOS DDS Modulator
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7008JP50 データシート(HTML) 5 Page - Analog Devices

  AD7008JP50 Datasheet HTML 1Page - Analog Devices AD7008JP50 Datasheet HTML 2Page - Analog Devices AD7008JP50 Datasheet HTML 3Page - Analog Devices AD7008JP50 Datasheet HTML 4Page - Analog Devices AD7008JP50 Datasheet HTML 5Page - Analog Devices AD7008JP50 Datasheet HTML 6Page - Analog Devices AD7008JP50 Datasheet HTML 7Page - Analog Devices AD7008JP50 Datasheet HTML 8Page - Analog Devices AD7008JP50 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
AD7008
REV. B
–5–
PIN DESCRIPTION
Mnemonic
Function
POWER SUPPLY
VAA
Positive power supply for the analog section. A 0.1
µF decoupling capacitor should be connected between V
AA and
AGND. This is +5 V
± 5%.
AGND
Analog Ground.
VDD
Positive power supply for the digital section. A 0.1
µF decoupling capacitor should be connected between V
DD
and DGND. This is +5 V
± 5%. Both V
AA and VDD should be externally tied together.
DGND
Digital Ground; both AGND and DGND should be externally tied together.
ANALOG SIGNAL AND REFERENCE
IOUT, IOUT
Current Output. This is a high impedance current source. A load resistor should be connected between IOUT
and AGND. IOUT should be either tied directly to AGND or through an external load resistor to AGND.
FS ADJUST
Full-Scale Adjust Control. A resistor (RSET) is connected between this pin and AGND. This determines the mag-
nitude of the full-scale DAC current. The relationship between RSET and the full-scale current is as follows:
IOUTFULL-SCALE (mA) =
6233
×V
REF
RSET
VREF = 1.27 V nominal RSET = 390
Ω typical
VREF
Voltage Reference Input. A 0.1
µF decoupling ceramic capacitor should be connected between V
REF and VAA.
There is an internal 1.27 volt reference which can be overdriven by an external reference if required. See
specifications for maximum range.
COMP
Compensation pin. This is a compensation pin for the internal reference amplifier. A 0.1
µF decoupling ceramic
capacitor should be connected between COMP and VAA.
DIGITAL INTERFACE AND CONTROL
CLOCK
Digital Clock Input for DAC and NCO. DDS output frequencies are expressed as a binary fraction of the fre-
quency of this clock. The output frequency accuracy and phase noise is determined by this clock.
FSELECT
Frequency Select Input. FSELECT controls which frequency register, FREQ0 or FREQ1, is used in the phase
accumulator. Frequency selection can be done on a cycle-per-cycle basis. See Tables I, II and III.
LOAD
Register load, active high digital Input. This pin, in conjunction with TC3–TC0, control loading of internal regis-
ters from either the parallel or serial assembly registers. The load pin must be high at least 1t1. See Table II.
TC3–TC0
Transfer Control address bus, digital inputs. This address determines the source and destination registers that are
used during a transfer. The source register can either be the parallel assembly register or the serial assembly regis-
ter. The destination register can be any of the following: COMMAND REG, FREQ0 REG, FREQ1 REG,
PHASE REG or IQMOD REG. TC3–TC0 should be valid prior to LOAD rising and should not change until
LOAD falls. The Command Register can only be loaded from the parallel assembly register. See Table II.
CS
Chip Select, active low digital input. This input in conjunction with WR is used when writing to the parallel
assembly register.
WR
Write, active low digital input. This input in conjunction with CS is used when writing to the parallel assembly
register.
D7–D0
Data Bus, digital inputs. These represent the low byte of the 16-bit data input port used to write to the 32-bit
parallel assembly register. The databus can configured for either a 8-bit or 16-bit MPU/DSP ports.
D15–D8
Data Bus, digital inputs. These represent the high byte of the 16-bit data input port used to write to the 32-bit
parallel assembly register. The databus can be configured for either a 8-bit or 16-bit MPU/DSP ports. When the
databus is configured for 8-bit operation, D8–D15 should be tied to DGND.
SCLK
Serial Clock, digital input. SCLK is used, in conjunction with SDATA, to clock data into the 32-bit serial assem-
bly register.
SDATA
Serial Data, digital input. Serial data is clocked on the rising edge of SCLK, Most Significant Bit (MSB) first.
SLEEP
Low power sleep control, active high digital input. SLEEP puts the AD7008 into a low power sleep mode. Inter-
nal clocks are disabled, while also turning off the DAC current sources. A SLEEP bit is also provided in the
COMMAND REG to put the AD7008 into a low power sleep mode.
RESET
Register Reset, active high digital input. RESET clears the COMMAND REG and all the modulation registers to
zero.
TEST
Test Mode. This is used for factory test only and should be left as a No Connect.


同様の部品番号 - AD7008JP50

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7008 AD-AD7008_15 Datasheet
508Kb / 16P
   CMOS DDS Modulator
REV. B
More results

同様の説明 - AD7008JP50

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7008 AD-AD7008_15 Datasheet
508Kb / 16P
   CMOS DDS Modulator
REV. B
AD9830 AD-AD9830 Datasheet
218Kb / 16P
   CMOS Complete DDS
REV. A
AD9832 AD-AD9832 Datasheet
146Kb / 16P
   CMOS Complete DDS
REV. A
AD9831 AD-AD9831 Datasheet
172Kb / 16P
   CMOS Complete DDS
REV. A
AD9852 AD-AD9852_15 Datasheet
1Mb / 52P
   CMOS 300 MSPS Complete DDS
Rev. E
AD9852ASQZ AD-AD9852ASQZ Datasheet
1Mb / 52P
   CMOS 300 MSPS Complete DDS
Rev. E
AD9852 AD-AD9852_07 Datasheet
1Mb / 52P
   CMOS 300 MSPS Complete DDS
Rev. E
AD9851BRSZRL AD-AD9851BRSZRL Datasheet
719Kb / 24P
   CMOS 180 MHz DDS/DAC Synthesizer
REV. D
AD9852 AD-AD9852 Datasheet
424Kb / 42P
   CMOS 300 MHz Complete-DDS
REV. 0
AD9835 AD-AD9835 Datasheet
160Kb / 16P
   50 MHz CMOS Complete DDS
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com