データシートサーチシステム |
|
TMPR28051 データシート(PDF) 3 Page - Agere Systems |
|
TMPR28051 データシート(HTML) 3 Page - Agere Systems |
3 / 90 page TMPR28051 STS-1/AU-3 (STM-0) Mapper Device Advisory for Version 2 of the Device Advisory, Rev. 2 August 5, 1999 Register Architecture (RA) Map RA-1. Reset Bit The software reset bit (bit 0) of register 0x00 is not functional. RA-2. Transmit Path AIS Insert Bit The TXPAISINS bit (bit 5) of register 0x01 produces both AIS-P and AIS-L. RA-3. STS-1 Loss of Pointer Mask Bit The STS1LOPMSK bit (bit 2) of register 0x04 masks both STS1LOP and STS1LOF. RA-4. STS-1 Loss of Frame Mask Bit The STS1LOFMSK bit (bit 1) of register 0x04 is not functional. RA-5. VTLABCOM and VTRFIRDICOM Interrupt Bits Occasionally, it might require multiple reads to clear the composite interrupt bits VTLABCOM (bit 2 of register 0x05) and VTRFIRDICOM (bit 4 of register 0x05). Error Insertion (EI) EI-1. DS1/E1 Alarm Indication Signal The device does not insert DS1/E1 AIS towards the STS-1 if there is an LOC condition in the incoming DS1/E1 signal. EI-2. LOC Condition in E1 Loopback Mode In the absence of an input clock, the device detects an LOC condition and generates TU-AIS upstream, even if the loopback is selected (the loopback signal is overwritten by TU-AIS). |
同様の部品番号 - TMPR28051 |
|
同様の説明 - TMPR28051 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |