データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD5421BREZ-REEL7 データシート(PDF) 9 Page - Analog Devices

部品番号 AD5421BREZ-REEL7
部品情報  16-Bit, Serial Input, Loop-Powered, 4 mA to 20 mA DAC
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD5421BREZ-REEL7 データシート(HTML) 9 Page - Analog Devices

Back Button AD5421BREZ-REEL7 Datasheet HTML 5Page - Analog Devices AD5421BREZ-REEL7 Datasheet HTML 6Page - Analog Devices AD5421BREZ-REEL7 Datasheet HTML 7Page - Analog Devices AD5421BREZ-REEL7 Datasheet HTML 8Page - Analog Devices AD5421BREZ-REEL7 Datasheet HTML 9Page - Analog Devices AD5421BREZ-REEL7 Datasheet HTML 10Page - Analog Devices AD5421BREZ-REEL7 Datasheet HTML 11Page - Analog Devices AD5421BREZ-REEL7 Datasheet HTML 12Page - Analog Devices AD5421BREZ-REEL7 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 36 page
background image
Data Sheet
AD5421
Rev. F | Page 9 of 36
AC PERFORMANCE CHARACTERISTICS
Loop voltage = 24 V; REFIN = 2.5 V external; RL = 250 Ω; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter1
Min
Typ
Max
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE
Loop Current Settling Time
50
µs
To 0.1% FSR, CIN = open circuit
Loop Current Slew Rate
400
µA/µs
CIN = open circuit
AC Loop Voltage Sensitivity
1.3
µA/V
1200 Hz to 2200 Hz, 5 V p-p, RL = 3 kΩ
1
Temperature range: −40°C to +105°C; typical at +25°C.
TIMING CHARACTERISTICS
Loop voltage = 24 V; REFIN = 2.5 V external; RL = 250 Ω; all specifications TMIN to TMAX.
Table 4.
Parameter1, 2, 3
Limit at TMIN, TMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
17
ns min
SCLK high time
t3
17
ns min
SCLK low time
t4
17
ns min
SYNC falling edge to SCLK falling edge setup time
t5
10
ns min
SCLK falling edge to SYNC rising edge
t6
25
µs min
Minimum SYNC high time
t7
5
ns min
Data setup time
t8
5
ns min
Data hold time
t9
25
µs min
SYNC rising edge to LDAC falling edge
t10
10
ns min
LDAC pulse width low
t11
70
ns max
SCLK rising edge to SDO valid (CL SDO = 30 pF)
t12
0
ns min
SYNC falling edge to SCLK rising edge setup time
t13
70
ns max
SYNC rising edge to SDO tristate (CL SDO = 30 pF)
1
Guaranteed by design and characterization; not production tested.
2
All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.2 V.
3
See Figure 2 and Figure 3.
Table 5. SPI Watchdog Timeout Periods
Parameter1
Min
Typ
Max
Unit
T0
T1
T2
0
0
0
43
50
59
ms
0
0
1
87
100
117
ms
0
1
0
436
500
582
ms
0
1
1
873
1000
1163
ms
1
0
0
1746
2000
2326
ms
1
0
1
2619
3000
3489
ms
1
1
0
3493
4000
4652
ms
1
1
1
4366
5000
5814
ms
1
Specifications guaranteed by design and characterization; not production tested.


同様の部品番号 - AD5421BREZ-REEL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD5421BREZ AD-AD5421BREZ Datasheet
2Mb / 22P
   16-Bit, Serial Input, Loop-Powered, 4mA to 20mA DAC
Rev.PrN
More results

同様の説明 - AD5421BREZ-REEL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD5421 AD-AD5421_11 Datasheet
757Kb / 32P
   16-Bit, Serial Input, Loop-Powered, 4 mA to 20 mA DAC
REV. 0
UG-250 AD-UG-250 Datasheet
562Kb / 12P
   Evaluation Board for 16-Bit, Serial Input, Loop-Powered 4 mA to 20 mA DAC
REV. A
AD421BNZ AD-AD421BNZ Datasheet
173Kb / 14P
   Loop-Powered 4 mA to 20 mA DAC
REV. C
AD421 AD-AD421 Datasheet
171Kb / 14P
   Loop-Powered 4 mA to 20 mA DAC
REV. C
AD421BRZRL AD-AD421BRZRL Datasheet
173Kb / 14P
   Loop-Powered 4 mA to 20 mA DAC
REV. C
AD421 AD-AD421_15 Datasheet
173Kb / 14P
   Loop-Powered 4 mA to 20 mA DAC
REV. C
AD420 AD-AD420 Datasheet
144Kb / 11P
   Serial Input 16-Bit 4 mA-20 mA, 0 mA-20 mA DAC
REV. F
AD420 AD-AD420_11 Datasheet
303Kb / 16P
   Serial Input 16-Bit 4 mA??0 mA, 0 mA??0 mA DAC
Rev. H
AD420 AD-AD420_15 Datasheet
303Kb / 16P
   Serial Input 16-Bit 4 mA??0 mA, 0 mA??0 mA DAC
Rev. H
AD420ANZ-32 AD-AD420ANZ-32 Datasheet
303Kb / 16P
   Serial Input 16-Bit 4 mA??0 mA, 0 mA??0 mA DAC
Rev. H
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com