データシートサーチシステム |
|
FM24C16 データシート(PDF) 6 Page - Fairchild Semiconductor |
|
FM24C16 データシート(HTML) 6 Page - Fairchild Semiconductor |
6 / 14 page 6 www.fairchildsemi.com FM24C16U/17U Rev. A.3 SDA SCL Master Transmitter/ Receiver Slave Transmitter/ Receiver Master Transmitter Slave Receiver Master Transmitter/ Receiver VCC VCC Typical System Configuration Note: Due to open drain configuration of SDA and SCL, a bus-level pull-up resistor is called for, (typical value = 4.7k Ω) SDA SCL STOP CONDITION START CONDITION WORD n 8th BIT ACK tWR Write Cycle Timing Note: The write cycle time (t WR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. |
同様の部品番号 - FM24C16 |
|
同様の説明 - FM24C16 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |