データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM24C64E データシート(PDF) 10 Page - Fairchild Semiconductor

部品番号 FM24C64E
部品情報  64K-Bit Standard 2-Wire Bus Interface Serial EEPROM
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FAIRCHILD [Fairchild Semiconductor]
ホームページ  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FM24C64E データシート(HTML) 10 Page - Fairchild Semiconductor

Back Button FM24C64E Datasheet HTML 5Page - Fairchild Semiconductor FM24C64E Datasheet HTML 6Page - Fairchild Semiconductor FM24C64E Datasheet HTML 7Page - Fairchild Semiconductor FM24C64E Datasheet HTML 8Page - Fairchild Semiconductor FM24C64E Datasheet HTML 9Page - Fairchild Semiconductor FM24C64E Datasheet HTML 10Page - Fairchild Semiconductor FM24C64E Datasheet HTML 11Page - Fairchild Semiconductor FM24C64E Datasheet HTML 12Page - Fairchild Semiconductor FM24C64E Datasheet HTML 13Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 10 / 13 page
background image
10
www.fairchildsemi.com
FM24C64 Rev. C
Write Operations
BYTE WRITE
For byte write operation, two bytes of address are required after
the slave address. These two bytes select 1 out of the 8192
locations in the memory. The master provides these two address
bytes and for each address byte received, FM24C64 responds
with an acknowledge pulse. Master then provides a byte of data
to be written into the memory. Upon receipt of this data, FM24C64
responds with an acknowledge pulse. The master then terminates
the transfer by generating a stop condition, at which time the
FM24C64 begins the internal write cycle to the memory. While the
internal write cycle is in progress the FM24C64 inputs are dis-
abled, and the device will not respond to any requests from the
master for the duration of t
WR. Refer Figure 4 for the address,
acknowledge and data transfer sequence.
PAGE WRITE
To minimize write cycle time, FM24C64 offers Page Write feature,
which allows simultaneous programming of up to 32 contiguous
bytes. To facilitate this feature, the memory array is organized in
terms of “Pages”. A Page consists of 32 contiguous byte locations
starting at every 32-Byte address boundary (for example, starting
at array address 0x0000, 0x0020, 0x0040 etc.). Page Write
operation is confined to a single page. In other words a Page Write
operation will not cross over to locations on the next page but will
“roll over” to the beginning of the same page whenever end of
page is reached and additional data bytes are a continued to be
provided. A Page Write operation can be initiated to begin at any
location within a page (starting address of the Page Write opera-
tion need not be the starting address of a Page).
S
T
O
P
A
C
K
A
C
K
Bus Activity:
Master
SDA Line
Bus Activity:
EEPROM
A
C
K
A
C
K
DATA n
DATA n+31
A
C
K
WORD
ADDRESS (1)
WORD
ADDRESS (0)
SLAVE
ADDRESS
S
T
A
R
T
S
T
O
P
A
C
K
Bus Activity:
Master
SDA Line
Bus Activity:
EEPROM
A
C
K
DATA
A
C
K
A
C
K
WORD
ADDRESS (1)
WORD
ADDRESS (0)
SLAVE
ADDRESS
S
T
A
R
T
Page Write is initiated in the same manner as the Byte Write
operation; but instead of terminating the cycle after transmitting
the first data byte, the master can further transmit up to 31 more
bytes. After the receipt of each byte, FM24C64 will respond with
an acknowledge pulse, increment the internal address counter to
the next address, and is ready to accept the next data. If the master
should transmit more than 32 bytes prior to generating the STOP
condition, the address counter will “roll over” and previously
loaded data will be re-loaded. As with the Byte Write operation, all
inputs are disabled until completion of the internal write cycle.
Refer
Figure 5 for the address, acknowledge, and data transfer
sequence.
Acknowledge Polling
Once the stop condition is issued to indicate the end of the host’s
write operation, the FM24C64 initiates the internal write cycle.
ACK polling can be initiated immediately. This involves issuing the
start condition followed by the slave address for a write operation.
If the FM24C64 is still busy with the write operation, no ACK will
be returned. If the FM24C64 has completed the write operation,
an ACK will be returned and the host can then proceed with the
next read or write operation.
Write Protection
Programming of the entire memory will not take place if the WP pin
of the FM24C64 is connected to VCC. The FM24C64 will respond
to slave and byte addresses; but if the memory accessed is write
protected by the WP pin, the FM24C64 will not generate an
acknowledge after the first byte of data has been received. Thus
the program cycle will not be started when the stop condition is
asserted.
Byte Write (Figure 4)
Page Write (Figure 5)


同様の部品番号 - FM24C64E

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM24C64 ETC-FM24C64 Datasheet
320Kb / 13P
   FM24C64
logo
Ramtron International C...
FM24C64 RAMTRON-FM24C64 Datasheet
98Kb / 12P
   64Kb FRAM Serial Memory
FM24C64 RAMTRON-FM24C64 Datasheet
7Mb / 28P
   VersaKit-30xx Development System Overview
Rev 2.0
FM24C64-G RAMTRON-FM24C64-G Datasheet
98Kb / 12P
   64Kb FRAM Serial Memory
FM24C64-S RAMTRON-FM24C64-S Datasheet
98Kb / 12P
   64Kb FRAM Serial Memory
More results

同様の説明 - FM24C64E

メーカー部品番号データシート部品情報
logo
Fairchild Semiconductor
FM24C16U FAIRCHILD-FM24C16U Datasheet
103Kb / 14P
   16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C08 FAIRCHILD-NM24C08 Datasheet
104Kb / 14P
   8K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C128 FAIRCHILD-FM24C128 Datasheet
102Kb / 13P
   128K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C04U FAIRCHILD-FM24C04U Datasheet
105Kb / 14P
   4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C16 FAIRCHILD-NM24C16 Datasheet
102Kb / 14P
   16K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C32U FAIRCHILD-FM24C32U Datasheet
85Kb / 13P
   32K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C04 FAIRCHILD-NM24C04 Datasheet
104Kb / 14P
   4K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM24C02U FAIRCHILD-FM24C02U Datasheet
105Kb / 14P
   2K-Bit Standard 2-Wire Bus Interface Serial EEPROM
NM24C65U FAIRCHILD-NM24C65U Datasheet
89Kb / 11P
   64K-Bit Serial EEPROM with Write Protect 2-Wire Bus Interface
NM24C65 FAIRCHILD-NM24C65 Datasheet
86Kb / 11P
   64K-Bit Extended 2-Wire Bus Interface Serial EEPROM with Write Protect
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com