データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM24C256FLZYYX データシート(PDF) 8 Page - Fairchild Semiconductor

部品番号 FM24C256FLZYYX
部品情報  256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FAIRCHILD [Fairchild Semiconductor]
ホームページ  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FM24C256FLZYYX データシート(HTML) 8 Page - Fairchild Semiconductor

Back Button FM24C256FLZYYX Datasheet HTML 4Page - Fairchild Semiconductor FM24C256FLZYYX Datasheet HTML 5Page - Fairchild Semiconductor FM24C256FLZYYX Datasheet HTML 6Page - Fairchild Semiconductor FM24C256FLZYYX Datasheet HTML 7Page - Fairchild Semiconductor FM24C256FLZYYX Datasheet HTML 8Page - Fairchild Semiconductor FM24C256FLZYYX Datasheet HTML 9Page - Fairchild Semiconductor FM24C256FLZYYX Datasheet HTML 10Page - Fairchild Semiconductor FM24C256FLZYYX Datasheet HTML 11Page - Fairchild Semiconductor FM24C256FLZYYX Datasheet HTML 12Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
8
www.fairchildsemi.com
FM24C256 rev. B.3
S
T
O
P
A
C
K
Bus Activity:
Master
SDA Line
101 0
0
Bus Activity
A
C
K
DATA
A
C
K
A
C
K
WORD
ADDRESS (1)
WORD
ADDRESS (0)
SLAVE
ADDRESS
S
T
A
R
T
DEVICE ADDRESSING
Following a start condition the master must output the address of
the slave it is accessing. The most significant four bits of the slave
address are those of the device type identifier. This is fixed as
1010 for all different FM24C256xxx devices.
The next three bits identify the device address. Address from 000
to 111 are acceptable thus allowing up to eight devices to be
connected to the IIC bus.
The last bit of the slave address defines whether a write or read
condition is requested by the master. A "1" indicates that a READ
operation is to be executed and a "0" initiates the WRITE mode.
A simple review: After the FM24C256xxx recognizes the start
condition, the device interfaced to the IIC bus waits for a slave
address to be transmitted over the SDA line. If the transmitted
slave address matches an address of one of the devices, the
designated slave pulls the SDA line LOW with an acknowledge
signal and awaits further transmissions.
Write Operations
BYTE WRITE
For a WRITE operation, two additional address fields are required
after the control byte acknowledge. These are the word addresses
and comprise fifteen bits to provide access to any one of the 32K
words. The first byte indicates the high-order byte of the word
address. Only the seven least signicant bits can be changed, the
most significant bit is pre-assigned the value "0". Following the
acknowledgement from the first word address, the next byte
indicates the low-order byte of the word address. Upon receipt of
the word address, the FM24C256xxx responds with another
acknowledge and waits for the next eight bits of data, again,
responding with an acknowledge. The master then terminates the
transfer by generating a stop condition, at which time the
FM24C256xxx begins the internal write cycle to the nonvolatile
memory. While the internal write cycle is in progress, the device's
inputs are disabled and the device will not respond to any requests
from the master. Refer to
Figure 5 for the address, acknowledge
and data transfer sequence.
PAGE WRITE
The FM24C256xxx is capable of 64 byte page write operation. It
is initiated in the same manner as the byte write operation; but
instead of terminating the write cycle after the first data word is
transferred, the master can transmit up to 63 more words. After
the receipt of each word, the device responds with an acknowl-
edge.
After the receipt of each word, the internal address counter
increments to the next address and the next SDA data is ac-
cepted. If the master should transmit more than 64 words prior to
generating the stop condition, the address counter will "roll over"
and the previous written data will be overwritten. As with the byte
write operation, all inputs are disabled until completion of the
internal write cycle. Refer to
Figure 6 for the address, acknowl-
edge and data transfer sequence.
Acknowledge Polling
Once the stop condition is isssued to indicate the end of the host's
write operation, the FM24C256xxx initiates the internal write
cycle. ACK polling can be initiated immediately. This involves
issuing the start condition followed by the slave address for a write
operation. If the FM24C256xxx is still busy with the write opera-
tion, no ACK will be returned. If the device has completed the write
operation, an ACK will be returned and the host can then proceed
with the next read or write operation.
DS800023-8
Byte Write (Figure 5)


同様の部品番号 - FM24C256FLZYYX

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM24C256 ETC1-FM24C256 Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
logo
Ramtron International C...
FM24C256 RAMTRON-FM24C256 Datasheet
98Kb / 12P
   256Kb FRAM Serial Memory
FM24C256-G RAMTRON-FM24C256-G Datasheet
98Kb / 12P
   256Kb FRAM Serial Memory
logo
List of Unclassifed Man...
FM24C256-SE ETC1-FM24C256-SE Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
logo
Ramtron International C...
FM24C256-SE RAMTRON-FM24C256-SE Datasheet
98Kb / 12P
   256Kb FRAM Serial Memory
More results

同様の説明 - FM24C256FLZYYX

メーカー部品番号データシート部品情報
logo
Fairchild Semiconductor
NM24C32U FAIRCHILD-NM24C32U Datasheet
89Kb / 12P
   32K-Bit Serial EEPROM with Write Protect 2-Wire Bus Interface
NM24C65U FAIRCHILD-NM24C65U Datasheet
89Kb / 11P
   64K-Bit Serial EEPROM with Write Protect 2-Wire Bus Interface
NM24C65 FAIRCHILD-NM24C65 Datasheet
86Kb / 11P
   64K-Bit Extended 2-Wire Bus Interface Serial EEPROM with Write Protect
NM24C32 FAIRCHILD-NM24C32 Datasheet
87Kb / 12P
   32K-Bit Extended 2-Wire Bus Interface Serial EEPROM with Write Protect
logo
Microchip Technology
34AA02 MICROCHIP-34AA02_V01 Datasheet
499Kb / 40P
   2-Kbit I2C Serial EEPROM Software Write-Protect
Revision G 04/2022
logo
Fairchild Semiconductor
FM34W02U FAIRCHILD-FM34W02U Datasheet
95Kb / 12P
   2K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect
NM34W02 FAIRCHILD-NM34W02 Datasheet
93Kb / 12P
   2K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect
logo
ATMEL Corporation
AT34C02 ATMEL-AT34C02 Datasheet
184Kb / 12P
   2-Wire Serial EEPROM with Permanent Software Write Protect
logo
STMicroelectronics
M24256-DRMN6TP STMICROELECTRONICS-M24256-DRMN6TP Datasheet
415Kb / 40P
   256-Kbit serial I짼C bus EEPROM
M24256-BFMC6TG STMICROELECTRONICS-M24256-BFMC6TG Datasheet
716Kb / 39P
   256-Kbit serial I짼C bus EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com