データシートサーチシステム |
|
FM24C64LZ データシート(PDF) 11 Page - Fairchild Semiconductor |
|
FM24C64LZ データシート(HTML) 11 Page - Fairchild Semiconductor |
11 / 13 page 11 www.fairchildsemi.com FM24C64 Rev. C S T O P A C K NO A C K Bus Activity: Master SDA Line 01 Bus Activity: EEPROM A C K A C K WORD ADDRESS (1) WORD ADDRESS (0) SLAVE ADDRESS SLAVE ADDRESS DATA A C K S T A R T S T A R T S T O P A C K Bus Activity: Master SDA Line Bus Activity: EEPROM A C K DATA n + x A C K DATA n + 2 DATA n +1 DATA n +1 A C K NO A C K Slave Address Read Operations Read operations are initiated in the same manner as write operations, with the exception that the R/W bit of the slave address is set to a one. There are three basic read operations: current address read, random read, and sequential read. Current Address Read Internally the FM24C64 contains an address counter that main- tains the address of the last byte accessed, incremented by one. Therefore, if the last access (either a read or write) was to address n, the next read operation would access data from address n + 1. Upon receipt of the slave address with R/W set to "1," the FM24C64 issues an acknowledge and transmits the eight bit word. The master will not acknowledge the transfer but does generate a stop condition, and therefore the FM24C64 discontin- ues transmission. Refer Figure 6 for the sequence of address, acknowledge and data transfer. Random Read Random read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/W bit set to "1," the master must first perform a “dummy” write operation. The master issues the start condition, slave address with the R/W bit set to "0" and then the byte address. After the byte address acknowledge, the master imme- diately issues another start condition and the slave address with the R/W bit set to one. This will be followed by an acknowledge from the FM24C64 and then by the eight bit word. The master will not acknowledge the transfer but does generate the stop condi- tion, and therefore the FM24C64 discontinues transmission. Refer Figure 7 for the address, acknowledge, and data transfer sequence. Sequential Read Sequential reads can be initiated as either a current address read or random access read. The first word is transmitted in the same manner as the other read modes; however, the master now responds with an acknowledge, indicating it requires additional data. The FM24C64 continues to output data for each acknowl- edge received. The read operation is terminated by the master not responding with an acknowledge or by generating a stop condi- tion. The data output is sequential with the data from address n followed by the data from n + 1. The address counter for read operations increments all word address bits, allowing the entire memory contents to be serially read during one operation. After the entire memory has been read, the counter "rolls over" to the beginning of the memory. FM24C64 continues to output data for each acknowledge received. Refer Figure 8 for the address, acknowledge, and data transfer sequence. S T O P DATA A C K NO A C K S T A R T SLAVE ADDRESS Bus Activity: Master SDA Line Bus Activity: EEPROM 1 0 1 0 1 Current Address Read (Figure 6) Random Read (Figure 7) Sequential Read (Figure 8) |
同様の部品番号 - FM24C64LZ |
|
同様の説明 - FM24C64LZ |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |