データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM24C256FLEYYX データシート(PDF) 9 Page - Fairchild Semiconductor

部品番号 FM24C256FLEYYX
部品情報  256 KBit 2-Wire Bus Interface Serial EEPROM with Write Protect
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FAIRCHILD [Fairchild Semiconductor]
ホームページ  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FM24C256FLEYYX データシート(HTML) 9 Page - Fairchild Semiconductor

Back Button FM24C256FLEYYX Datasheet HTML 4Page - Fairchild Semiconductor FM24C256FLEYYX Datasheet HTML 5Page - Fairchild Semiconductor FM24C256FLEYYX Datasheet HTML 6Page - Fairchild Semiconductor FM24C256FLEYYX Datasheet HTML 7Page - Fairchild Semiconductor FM24C256FLEYYX Datasheet HTML 8Page - Fairchild Semiconductor FM24C256FLEYYX Datasheet HTML 9Page - Fairchild Semiconductor FM24C256FLEYYX Datasheet HTML 10Page - Fairchild Semiconductor FM24C256FLEYYX Datasheet HTML 11Page - Fairchild Semiconductor FM24C256FLEYYX Datasheet HTML 12Page - Fairchild Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
9
www.fairchildsemi.com
FM24C256 rev. B.3
Write Protection
Programming of the memory array will not take place if the WP pin
is connected to VCC. The device will accept control and word
addresses; but if the memory accessed is write protected by the
WP pin, the FM24C256xxx will not generate an acknowledge after
the first byte of data has been received, and thus the program
cycle will not be started when the stop condition is asserted.
Read Operation
Read operations are initiated in the same manner as write
operations, with the exception that the R/W bit of the slave address
is set to "1". There are three basic read operations: current
address read, random read and sequential read.
CURRENT ADDRESS READ
Internally the FM24C256xxx contains an address counter that
maintains the address of the last word accessed, incremented by
one. Therefore, if the last access (either a read or write) was to
address n, the next read operation would access data from
address n+1. Upon receipt of the slave address with R/W set to
"1," the FM24C256xxx issues an acknowledge and transmits the
eight bit word. The master will not acknowledge the transfer but
does generate a stop condition, and therefore discontinues trans-
mission. Refer to
Figure 7 for the sequence of address, acknowl-
edge and data transfer.
RANDOM READ
Random read operations allow the master to access any memory
location in a random manner. Prior to issuing the slave address
with the R/W bit set to "1", the master must first perform a "dummy"
write operation. The master issues a start condition, a slave
address, and then the word address to be read. After the word
address acknowledge, the master immediately reissues the start
condition and the slave address with the R/W bit set to "1". This will
be followed by an acknowledge from the FM24C256xxx and then
by the eight bit word. The master will not acknowledge the transfer
but does generate the stop condition, and therefore the
FM24C256xxx discontinues transmission. Refer to
Figure 8 for
the address, acknowledge, and data transfer sequence.
SEQUENTIAL READ
Sequential reads can be initiated as either a current address read
or random access read. The first word is transmitted in the same
manner as the other read modes; however, the master now
responds with an acknowledge, indicating it requires additional
data. The FM24C256xxx continues to output data for each ac-
knowledge received. The read operation is terminated by the
master not responding with an acknowledge or by generating a
stop condition.
The data output is sequential, with the data from address n,
followed by the data n+1. The address counter for read operations
increments all word address bits, allowing the entire memory
contents to be serially read during one operation. After the entire
memory has been read, the counter "rolls over" and the
FM24C256xxx continues to output data for each acknowledge
received. Refer to
Figure 9 for the address, acknowledge, and
data transfer sequence.
S
T
O
P
A
C
K
A
C
K
Bus Activity:
Master
SDA Line
101 0
0
Bus Activity
A
C
K
DATA n
DATA n+63
A
C
K
WORD
ADDRESS (1)
WORD
ADDRESS (0)
SLAVE
ADDRESS
S
T
A
R
T
DS800023-9
Page Write (Figure 6)


同様の部品番号 - FM24C256FLEYYX

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
FM24C256 ETC1-FM24C256 Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
logo
Ramtron International C...
FM24C256 RAMTRON-FM24C256 Datasheet
98Kb / 12P
   256Kb FRAM Serial Memory
FM24C256-G RAMTRON-FM24C256-G Datasheet
98Kb / 12P
   256Kb FRAM Serial Memory
logo
List of Unclassifed Man...
FM24C256-SE ETC1-FM24C256-SE Datasheet
102Kb / 13P
   256Kb FRAM Serial Memory
logo
Ramtron International C...
FM24C256-SE RAMTRON-FM24C256-SE Datasheet
98Kb / 12P
   256Kb FRAM Serial Memory
More results

同様の説明 - FM24C256FLEYYX

メーカー部品番号データシート部品情報
logo
Fairchild Semiconductor
NM24C32U FAIRCHILD-NM24C32U Datasheet
89Kb / 12P
   32K-Bit Serial EEPROM with Write Protect 2-Wire Bus Interface
NM24C65U FAIRCHILD-NM24C65U Datasheet
89Kb / 11P
   64K-Bit Serial EEPROM with Write Protect 2-Wire Bus Interface
NM24C65 FAIRCHILD-NM24C65 Datasheet
86Kb / 11P
   64K-Bit Extended 2-Wire Bus Interface Serial EEPROM with Write Protect
NM24C32 FAIRCHILD-NM24C32 Datasheet
87Kb / 12P
   32K-Bit Extended 2-Wire Bus Interface Serial EEPROM with Write Protect
logo
Microchip Technology
34AA02 MICROCHIP-34AA02_V01 Datasheet
499Kb / 40P
   2-Kbit I2C Serial EEPROM Software Write-Protect
Revision G 04/2022
logo
Fairchild Semiconductor
FM34W02U FAIRCHILD-FM34W02U Datasheet
95Kb / 12P
   2K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect
NM34W02 FAIRCHILD-NM34W02 Datasheet
93Kb / 12P
   2K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect
logo
ATMEL Corporation
AT34C02 ATMEL-AT34C02 Datasheet
184Kb / 12P
   2-Wire Serial EEPROM with Permanent Software Write Protect
logo
STMicroelectronics
M24256-DRMN6TP STMICROELECTRONICS-M24256-DRMN6TP Datasheet
415Kb / 40P
   256-Kbit serial I짼C bus EEPROM
M24256-BFMC6TG STMICROELECTRONICS-M24256-BFMC6TG Datasheet
716Kb / 39P
   256-Kbit serial I짼C bus EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com