データシートサーチシステム |
|
FM24C17U データシート(PDF) 1 Page - Fairchild Semiconductor |
|
FM24C17U データシート(HTML) 1 Page - Fairchild Semiconductor |
1 / 14 page 1 www.fairchildsemi.com FM24C04U/05U Rev. A.3 August 2000 © 2000 Fairchild Semiconductor International FM24C04U/05U – 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM General Description The FM24C04U/05U devices are 4096 bits of CMOS non-volatile electrically erasable memory. These devices conform to all speci- fications in the Standard IIC 2-wire protocol. They are designed to minimize device pin count and simplify PC board layout require- ments. The upper half (upper 2Kbit) of the memory of the FM24C05U can be write protected by connecting the WP pin to VCC. This section of memory then becomes unalterable unless WP is switched to V SS. This communications protocol uses CLOCK (SCL) and DATA I/O (SDA) lines to synchronously clock data between the master (for example a microprocessor) and the slave EEPROM device(s). The Standard IIC protocol allows for a maximum of 16K of EEPROM memory which is supported by the Fairchild family in 2K, 4K, 8K, and 16K devices, allowing the user to configure the memory as the application requires with any combination of EEPROMs. In order to implement higher EEPROM memory densities on the IIC bus, the Extended IIC protocol must be used. (Refer to the FM24C32 or FM24C65 datasheets for more informa- tion.) Fairchild EEPROMs are designed and tested for applications requir- ing high endurance, high reliability and low power consumption. Block Diagram Features I Extended operating voltage 2.7V – 5.5V I 400 KHz clock frequency (F) at 2.7V - 5.5V I 200µA active current typical 10 µA standby current typical 1 µA standby current typical (L) 0.1 µA standby current typical (LZ) I IIC compatible interface – Provides bi-directional data transfer protocol I Sixteen byte page write mode – Minimizes total write time per byte I Self timed write cycle Typical write cycle time of 6ms I Hardware Write Protect for upper half (FM24C05U only) I Endurance: 1,000,000 data changes I Data retention greater than 40 years I Packages available: 8-pin DIP, 8-pin SO, and 8-pin TSSOP I Available in three temperature ranges - Commercial: 0 ° to +70°C - Extended (E): -40 ° to +85C - Automotive (V): -40 ° to +125°C H.V. GENERATION TIMING &CONTROL E2PROM ARRAY YDEC DATA REGISTER XDEC CONTROL LOGIC WORD ADDRESS COUNTER SLAVE ADDRESS REGISTER & COMPARATOR START STOP LOGIC CK DIN R/W SDA SCL VSS WP VCC DOUT A2 A1 |
同様の部品番号 - FM24C17U |
|
同様の説明 - FM24C17U |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |